Spectral spurs due to quantization in Nyquist ADCs
暂无分享,去创建一个
[1] David L. Neuhoff,et al. Quantization , 2022, IEEE Trans. Inf. Theory.
[2] Rudy J. van de Plassche,et al. A Monolithic 14-bit A/D Converter , 1982, ESSCIRC '82: Eighth European Solid-State Circuits Conference.
[3] L. R. Carley,et al. A noise-shaping coder topology for 15+ bit converters , 1989 .
[4] J. L. Dunkley,et al. Systematic capacitance matching errors and corrective layout procedures , 1994 .
[5] J. A. Wepman,et al. Analog-to-digital converters and their applications in radio receivers , 1995, IEEE Commun. Mag..
[6] David B. Chester,et al. Analog to digital converter requirements and implementations for narrowband channelization applications , 1992, [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing.
[7] R. Baird,et al. Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .
[8] R. T. Baird,et al. Linearity enhancement of multibit delta-sigma A/D and D/A converters using data weighted averaging , 1995 .
[9] H. P. Tuinhout,et al. The floating gate measurement technique for characterization of capacitor matching , 1996 .
[10] S. H. Lewis,et al. A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .
[11] W. T. Colleran,et al. A 10-bit, 100 MS/s A/D converter using folding, inter-polating, and analog encoding , 1993 .
[12] B. Widrow,et al. Statistical theory of quantization , 1996 .
[13] Allen Gersho,et al. Principles of quantization , 1978 .
[14] Paul R. Gray,et al. A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS , 1996 .
[15] K. Nguyen,et al. A 113 dB SNR oversampling DAC with segmented noise-shaped scrambling , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[16] Frank Murden,et al. 12b 50MSample/s two-stage A/D converter , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[17] John Vanderkooy,et al. Quantization and Dither: A Theoretical Survey , 1992 .
[18] Stephen H. Lewis,et al. A 10-b 20-Msample/s analog-to-digital converter , 1992 .
[19] D.A. Hodges,et al. A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.
[20] B. Leung,et al. Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques , 1992 .
[21] L. Singer,et al. A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.
[22] D. Birdsall,et al. A 12-bit, 65 MSPS BiCMOS ADC for cellular base-station applications , 1998, Proceedings of the 1998 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.98CH36198).
[23] A. G. Clavier,et al. Distortion in a Pulse Count Modulation System , 1947, Transactions of the American Institute of Electrical Engineers.
[24] A. Abidi,et al. A 3 . 3V 12b 50-MS / s A / D Converter in 0 . 6-m CMOS with over 80-dB SFDR , 2000 .
[25] Bang-Sup Song,et al. Digital-domain calibration of multistep analog-to-digital converters , 1992 .
[26] M. Timko,et al. A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[27] Nelson M. Blachman,et al. The intermodulation and distortion due to quantization of sinusoids , 1985, IEEE Trans. Acoust. Speech Signal Process..
[28] W. R. Bennett,et al. Spectra of quantized signals , 1948, Bell Syst. Tech. J..
[29] Michiel Steyaert,et al. Analog circuit design : scalable analog circuit design, high speed D/A converters, RF power amplifiers , 2002 .
[30] V. Fong,et al. A 64-MHz clock-rate /spl Sigma//spl Delta/ ADC with 88-dB SNDR and -105-dB IM3 distortion at a 1.5-MHz signal frequency , 2002 .
[31] F. Murden,et al. A new paradigm for base station receivers: high IF sampling + digital filtering , 1997, 1997 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Technical Papers.
[32] Rudy J. Van De Plassche,et al. Introduction to High-speed Digital-to-Analog Converter Design , 2003 .
[33] Kwang Young Kim,et al. A 10-b, 100-MS/s CMOS A/D converter , 1997 .
[34] Nelson M. Blachman,et al. The signal imes signal, noise imes noise, and signal imes noise output of a nonlinearity , 1968, IEEE Trans. Inf. Theory.
[35] A.A. Abidi,et al. A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with over 80-dB SFDR , 2000, IEEE Journal of Solid-State Circuits.
[36] R. Roovers,et al. A 12 b 50 M sample/s cascaded folding and interpolating ADC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[37] Raf Roovers,et al. 12-B, 60-MSample/S cascaded folding and interpolating ADC , 1999 .
[38] H. S. Fetterman,et al. CMOS pipelined ADC employing dither to improve linearity , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).
[39] I. Opris,et al. A single-ended 12 b 20 M sample/s self-calibrating pipeline A/D converter , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[40] S. H. Lewis,et al. An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration , 2001 .
[41] R.J. Van de Plassche,et al. A monolithic 14-bit D/A converter , 1979, IEEE Journal of Solid-State Circuits.
[42] Ian Galton. Digital cancellation of D/A converter noise in pipelined A/D converters , 2000 .