A 25-to-70 GHz and low LO power mixer using modified SiGe NMOS-HBT Darlington cell for Gigabit BPSK demodulation

A binary phase shift keying (BPSK) demodulator using 0.18-μm SiGe process is presented in this paper. A hybrid modified SiGe NMOS-HBT Darlington cell is proposed for the circuit design. The driving LO power is further reduced as compared to the conventional Gilbert-cell and Darlington-cell mixers. This work exhibits a broad RF bandwidth from 25 to 70 GHz with a lower driving LO power of -1 dBm, a maximum conversion gain of 0 dB, and a data rate of 1.5 Gbps. This is the first attempt to demonstrate a broadband low LO power mixer using SiGe NMOS-HBT Darlington cell for BPSK demodulation.

[1]  F. Temcamani,et al.  A 2.4-GHz Front-end System Design for WLAN Applications using 0.35μm SiGe BiCMOS Technology , 2008, 2008 3rd International Conference on Information and Communication Technologies: From Theory to Applications.

[2]  Chau-Ching Chiong,et al.  A 30–50 GHz Wide Modulation Bandwidth Bidirectional BPSK Demodulator/ Modulator With Low LO Power , 2009, IEEE Microwave and Wireless Components Letters.

[3]  Kun-You Lin,et al.  A 35-50 GHz IQ-Demodulator in 0.13-μm CMOS Technology , 2007, 2007 IEEE/MTT-S International Microwave Symposium.

[4]  Jeng-Han Tsai,et al.  Design of 1.2-V Broadband High Data-Rate MMW CMOS I/Q Modulator and Demodulator Using Modified Gilbert-Cell Mixer , 2011, IEEE Transactions on Microwave Theory and Techniques.

[5]  Chau-Ching Chiong,et al.  Gain-Bandwidth Analysis of Broadband Darlington Amplifiers in HBT-HEMT Process , 2012, IEEE Transactions on Microwave Theory and Techniques.

[6]  Kuo-Liang Deng,et al.  A 3-33 GHz PHEMT MMIC distributed drain mixer , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[7]  Jeng-Han Tsai,et al.  Design and Analysis of a 0.8–77.5-GHz Ultra-Broadband Distributed Drain Mixer Using 0.13- $\mu$ m CMOS Technology , 2009 .

[8]  Liang-Hung Lu,et al.  40-Gb / s High-Gain Distributed Amplifiers With Cascaded Gain Stages in 0 . 18-m CMOS , 2009 .

[9]  Liang-Hung Lu,et al.  40-Gb/s High-Gain Distributed Amplifiers With Cascaded Gain Stages in 0.18-$\mu{\hbox {m}}$ CMOS , 2007, IEEE Journal of Solid-State Circuits.

[10]  Jeng-Han Tsai,et al.  A 25–55 GHz CMOS sub-harmonic direct-conversion mixer for BPSK demodulator , 2008, 2008 Asia-Pacific Microwave Conference.