Knapbind: an area-efficient binding algorithm for low-leakage datapaths
暂无分享,去创建一个
[1] Niraj K. Jha,et al. Leakage power analysis and reduction during behavioral synthesis , 2002, Proceedings 2000 International Conference on Computer Design.
[2] Mark C. Johnson,et al. Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.
[3] Srinivas Katkoori,et al. Resource allocation and binding approach for low leakage power , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..
[4] Kaushik Roy. Leakage power reduction in low-voltage CMOS designs , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).
[5] David Pisinger,et al. A Minimal Algorithm for the 0-1 Knapsack Problem , 1997, Oper. Res..
[6] Daniel P. Siewiorek,et al. Facet: A Procedure for the Automated Synthesis of Digital Systems , 1983, 20th Design Automation Conference Proceedings.
[7] Kaushik Roy,et al. Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories , 2000, ISLPED '00.