A 12-bit 200-kS/s SAR ADC with hybrid RC DAC

A 12-bit 200-kS/s successive approximation register (SAR) analog-to-digital converter (ADC) is presented. A sample-and-hold amplifier (SHA) is employed to convert single-ended input signal into fully-differential signal. The proposed SAR ADC exploits VCM-based switching method with a hybrid RC digital-to-analog converter (DAC) to reduce the size of the capacitive DAC. A three-stage preamplifier followed by a latch is employed for a comparator to avoid the metastability problem and achieve high accuracy comparison. The prototype ADC fabricated in a 0.18 μm CMOS process shows the measured DNL and INL within 0.48 LSB and 0.76 LSB, respectively. The ADC shows the maximum SNDR and SFDR of 64.2 dB and 80.4 dB with a 2.8 V supply while consuming 1.16 mW. It occupies an active die area of 0.25 mm2.

[1]  Gabor C. Temes,et al.  An 8-b 1.3-MHz successive-approximation A/D converter , 1990 .

[2]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[3]  Stephan Henker,et al.  A 14 bit self-calibrating charge redistribution SAR ADC , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[4]  Franco Maloberti,et al.  A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[6]  A. Shrivastava,et al.  12-bit non-calibrating noise-immune redundant SAR ADC for system-on-a-chip , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[7]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[8]  Jae-Yoon Sim,et al.  A Digital-Domain Calibration of Split-Capacitor DAC for a Differential SAR ADC Without Additional Analog Circuits , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.