An efficient low-power bus architecture

In this paper a new low power bus architecture based on the reduced voltage swing technique, is proposed. A driver circuit and a receiver are designed using strictly simple design principles and conventional CMOS technology. A considerable reduction in power consumption is achieved. The influence of the swing level on the time performance is also examined. The same architecture with a new repeater circuit is used, for driving internal long interconnection lines and similar results are obtained.

[1]  Kiyoo Itoh,et al.  Sub-1-V swing internal bus architecture for future low-power ULSIs , 1993 .

[2]  Hiroyuki Yamauchi,et al.  An Asymptotically Zero Power Charge-Recycling Bus Architecture for Battery-Operated Ultrahigh Data Rate ULSI's(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[3]  Satoshi Tanaka,et al.  Half-Swing Clocking Scheme for 75% Power Saving in Clocking Circuitry , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[4]  T. Sakurai,et al.  Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.

[5]  Kiyoo Itoh,et al.  Sub 1V Swing Internal Bus Architecture for Future Low-Power ULSI's (Special Section on the 1992 VLSI Circuits Symposium) , 1993 .

[6]  Alan N. Willson,et al.  Low power CMOS clock buffer , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[7]  Sung-Mo Kang.  Accurate simulation of power dissipation in VLSI circuits , 1986 .

[8]  M. Hahm.  Modest power savings for applications dominated by switching of large capacitive loads , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[9]  Satoshi Tanaka,et al.  Half-swing clocking scheme for 75% power saving in clocking circuitry , 1994 .

[10]  Gian Carlo Cardarilli,et al.  Bus architecture for low-power VLSI digital circuits , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[11]  Baher Haroun,et al.  A novel reduced swing CMOS bus interface circuit for high speed low power VLSI systems , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.