Low-Level Flexible Architecture with Hybrid Reconfiguration for Evolvable Hardware

Field-programmable gate arrays (FPGAs) can be considered to be the most popular and successful platform for evolvable hardware. They allow one to establish and later reconfigure candidate solutions. Recent work in the field of evolvable hardware includes the use of virtual and native reconfigurations. Virtual reconfiguration is based on the change of functionality by hardware components implemented on top of FPGA resources. Native reconfiguration changes the FPGA resources directly by means provided by the FPGA manufacturer. Both of these approaches have their disadvantages. The virtual reconfiguration is characterized by lower maximal operational frequency of the resulting solutions, and the native reconfiguration is slower. In this work, a hybrid approach is used merging the advantages while limiting the disadvantages of the virtual and native reconfigurations. The main contribution is the new low-level architecture for evolvable hardware in the new Zynq-7000 all-programmable system-on-chip. The proposed architecture offers high flexibility in comparison with other evolvable hardware systems by considering direct modification of the reconfigurable resources. The impact of the higher reconfiguration time of the native approach is limited by the dense placement of the proposed reconfigurable processing elements. These processing elements also ensure fast evaluation of candidate solutions. The proposed architecture is evaluated by evolutionary design of switching image filters and edge detectors. The experimental results demonstrate advantages over the previous approaches considering the time required for evolution, area overhead, and flexibility.

[1]  Emi Eto.  Difference-Based Partial Reconfiguration , 2007 .

[2]  Isamu Kajitani,et al.  A GA Hardware Engine and Its Applications , 2006, Evolvable Hardware.

[3]  Jordi Madrenas,et al.  Evolvable Systems: From Biology to Hardware , 1996, Lecture Notes in Computer Science.

[4]  Eduardo de la Torre,et al.  A Modular Peripheral to Support Self-Reconfiguration in SoCs , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[5]  Eduardo de la Torre,et al.  Evolvable 2D computing matrix model for intrinsic evolution in commercial FPGAs with native reconfiguration support , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[6]  Andres Upegui,et al.  Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs , 2005, ICES.

[7]  Eduardo de la Torre,et al.  Implementation techniques for evolvable HW systems: virtual VS. dynamic reconfiguration , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[8]  Marco D. Santambrogio,et al.  A direct bitstream manipulation approach for Virtex4-based evolvable systems , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[9]  Lukás Sekanina,et al.  Image filter evolution on the Xilinx Zynq Platform , 2013, 2013 NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2013).

[10]  Lukás Sekanina,et al.  Towards evolvable systems based on the Xilinx Zynq platform , 2013, 2013 IEEE International Conference on Evolvable Systems (ICES).

[11]  Kyrre Glette,et al.  Evolutionary design of efficient and robust switching image filters , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[12]  Garrison W. Greenwood,et al.  Introduction to Evolvable Hardware - A Practical Guide for Designing Self-Adaptive Systems , 2006 .

[13]  Lukás Sekanina.  Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware , 2003, ICES.

[14]  Marc Ebner,et al.  Evolvable Hardware , 2004, Künstliche Intell..

[15]  Masahiro Iida,et al.  A Bitstream Relocation Technique to Improve Flexibility of Partial Reconfiguration , 2012, ICA3PP.

[16]  Lukas Sekanina,et al.  Hardware Accelerator of Cartesian Genetic Programming with Multiple Fitness Units , 2012 .

[17]  Marco D. Santambrogio,et al.  On the Evolution of Hardware Circuits via Reconfigurable Architectures , 2012, TRETS.

[18]  Eduardo de la Torre,et al.  Fault Tolerance Analysis and Self-Healing Strategy of Autonomous, Evolvable Hardware Systems , 2011, 2011 International Conference on Reconfigurable Computing and FPGAs.

[19]  Kyrre Glette,et al.  Intermediate Level FPGA Reconfiguration for an Online EHW Pattern Recognition System , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.

[20]  Marco D. Santambrogio,et al.  HERA Project's Holistic Evolutionary Framework , 2013, 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum.

[21]  Julian Francis Miller,et al.  Cartesian genetic programming , 2000, GECCO '10.

[22]  Andrew M. Tyrrell,et al.  Challenges of evolvable hardware: past, present and the path to a promising future , 2011, Genetic Programming and Evolvable Machines.