Design and evaluation of circuits to control scan-in power in logic BIST