Architecture, memory and interface technology integration of an industrial/ academic configurable system-on-chip (CSoC)
暂无分享,去创建一个
[1] Seth Copen Goldstein,et al. PipeRench: a co/processor for streaming multimedia acceleration , 1999, ISCA.
[2] Fadi J. Kurdahi,et al. Design and Implementation of the MorphoSys Reconfigurable Computing Processor , 2000, J. VLSI Signal Process..
[3] Jürgen Becker,et al. Configurable systems-on-chip (CSoC) , 2002, Proceedings. 15th Symposium on Integrated Circuits and Systems Design.
[4] Markus Weinhardt,et al. PACT XPP—A Self-Reconfigurable Data Processing Architecture , 2003, The Journal of Supercomputing.
[5] H. Zhang,et al. A 1 V heterogeneous reconfigurable processor IC for baseband wireless applications , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[6] Reiner W. Hartenstein,et al. A New FPGA Architecture for Word-Oriented Datapaths , 1994, FPL.
[7] Jürgen Becker,et al. Design and implementation of a coarse-grained dynamically reconfigurable hardware architecture , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.
[8] Vivek Sarkar,et al. Baring It All to Software: Raw Machines , 1997, Computer.
[9] V. Baumgarte,et al. PACT XPP-A Self-Reconfigurable Data Processing Architecture , 2001 .