Processor array for factorization of unstructured sparse matrices

A data structure and processor array architecture are proposed for the solution of large, sparse systems of linear equations of the type generated by simulation of LSI circuits. This array performs a parallel Lu factorization of an unstructured n*n sparse matrix using significantly less than n processor stages. The design decouples the required number of processor stages from n while maintaining a high rate of computation. 6 references.