A CMOS self-calibrating frequency synthesizer

A programmable phase-locked-loop (PLL)-based frequency synthesizer, capable of automatically adjusting the nominal center frequency of the voltage-controlled oscillator (VCO) to an optimum value is described. In fully integrated PLLs, the VCO output frequency should be tunable over a wide range of frequencies, covering the desired range of the synthesizer output frequencies, for all processing variations and operating conditions. A wide tuning range realized by making the VCO gain K/sub o/ large has the unwanted effect of increasing the phase noise at the output of the VCO, and hence the PLL as well. In this work, the wide tuning range is realized by digital control, with process variability managed through self-calibration. The PLL is only required to pull the oscillator output frequency to account for the digital quantization, temperature variations, and some margin. This allows the K/sub o/ to be small, with better noise performance resulting. The prototype self-calibrating frequency synthesizer, capable of operating from 80 MHz to 1 GHz, demonstrates a measured absolute jitter of 20-ps rms at 480-MHz operating frequency. The prototype IC is fabricated in a 0.35-/spl mu/m 3-V digital CMOS process.

[1]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  M. Saniski,et al.  A Low Jitter 5 Mhz To 180 Mhz Clock Synthesizer For Video Graphics , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[3]  Alper Demir,et al.  Phase noise in oscillators: a unifying theory and numerical methods for characterisation , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[4]  Behzad Razavi,et al.  Practical Approach Augurs PLL Noise in RF Synthesizers , 1996 .

[5]  강수진 Charge-Pump Phase-Locked Loops에 관한 연구 및 회로 설계 , 1996 .

[6]  ジスラフ・チャーノル Voltage-current converter , 1998 .

[7]  Donald Preslar,et al.  An ECL/I2L Frequency Synthesizer for AM/FM Radio with an Alive Zone Phase Comparator , 1981, IEEE Transactions on Consumer Electronics.

[8]  W.F. Egan,et al.  Modeling phase noise in frequency dividers , 1990, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[9]  Beomsup Kim,et al.  Analysis of timing jitter in CMOS ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[10]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[11]  Alper Demir,et al.  Phase noise in oscillators: DAEs and colored noise sources , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[12]  A. Demir,et al.  Phase noise in oscillators: a unifying theory and numerical methods for characterization , 2000 .

[13]  R. F. Bitting,et al.  A30- 128 Mhz Frequency Synthesizer Standard Cell , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.