Interrupt Processing in Concurrent Processors
暂无分享,去创建一个
[1] Glenford J. Myers. Advances in computer architecture , 1978 .
[2] Yale N. Patt,et al. Checkpoint repair for out-of-order execution machines , 1987, ISCA '87.
[3] Nasr Ullah,et al. The MC88110 implementation of precise exceptions in a superscalar architecture , 1993, CARN.
[4] Jean-Loup Baer,et al. Computer systems architecture , 1980 .
[5] David L. Kuck,et al. The Structure of Computers and Computations , 1978 .
[6] Robert M. Keller,et al. Look-Ahead Processors , 1975, CSUR.
[7] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[8] Gregory F. Grohoski,et al. Machine Organization of the IBM RISC System/6000 Processor , 1990, IBM J. Res. Dev..
[9] Yale N. Patt,et al. Checkpoint Repair for High-Performance Out-of-Order Execution Machines , 1987, IEEE Transactions on Computers.
[10] Andrew R. Pleszkun,et al. Implementation of precise interrupts in pipelined processors , 1985, ISCA '98.
[11] Gurindar S. Sohi,et al. Instruction Issue Logic for High-Performance Interruptible, Multiple Functional Unit, Pipelines Computers , 1990, IEEE Trans. Computers.
[12] Harvey G. Cragon,et al. A semantics-based approach for the design and verification of concurrent processors , 1990 .
[13] R. M. Tomasulo,et al. An efficient algorithm for exploiting multiple arithmetic units , 1995 .