Implementation of Low Power Programmable Prpg With Test Compression Capabilities

This paper describes a low power(LP) programmable generator capable  of producing pseudorandom test patterns with desired toggling levels and improved blame scope slope contrasted with the best with date worked in built in self test (BIST)  based pseudorandom test design generators. It is included a direct limited state machine driving a fitting stage shifter, and it accompanies various components enabling this gadget to deliver paired successions with preselected toggling (PRESTO) action. We acquaint a strategy with naturally select a few controls of the generator offering simple and exact tuning. A similar method is in this way utilized to deterministically control the generator toward test arrangements with enhanced blame scope to design tally proportions. Besides, this paper proposes a LP test pressure technique that permits molding the test control envelope in a completely unsurprising, precise, and adaptable design by adjusting the PRESTO based rationale BIST (LBIST) frame work. The proposed mixture plot effectively consolidates test pressure with LBIST, where the two systems can work synergistically to convey top notch tests. Exploratory outcomes got for mechanical outlines represent the attainability of the proposed test plots and are accounted for thus.

[1]  Steven F. Quigley,et al.  Bit-swapping LFSR for low-power BIST , 2008 .

[2]  Dhiraj K. Pradhan,et al.  A novel pattern generator for near-perfect fault-coverage , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[3]  Kaushik Roy,et al.  Low-power scan design using first-level supply gating , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Patrick Girard,et al.  A modified clock scheme for a low power BIST test pattern generator , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[5]  Friedrich Hapke,et al.  Restrict Encoding for Mixed-Mode BIST , 2009, 2009 27th IEEE VLSI Test Symposium.

[6]  Arnaud Virazel,et al.  High Defect Coverage with Low-Power Test Sequences in a BIST Environment , 2002, IEEE Des. Test Comput..

[7]  Giovanni Squillero,et al.  Low power BIST via non-linear hybrid cellular automata , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[8]  Janusz Rajski,et al.  Low Power Decompressor and PRPG with Constant Value Broadcast , 2011, 2011 Asian Test Symposium.

[9]  Friedrich Hapke,et al.  Efficient pattern mapping for deterministic logic BIST , 2004, 2004 International Conferce on Test.

[10]  Hans-Joachim Wunderlich,et al.  Minimized Power Consumption for Scan-Based BIST , 2000, J. Electron. Test..

[11]  Nur A. Touba,et al.  Reducing test data volume using external/LBIST hybrid test patterns , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[12]  Patrick Girard,et al.  A test vector inhibiting technique for low energy BIST design , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[13]  Hans-Joachim Wunderlich,et al.  Tailoring ATPG for embedded testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[14]  Brion L. Keller,et al.  Extending OPMISR beyond 10x Scan Test Efficiency , 2002, IEEE Des. Test Comput..

[15]  Kaushik Roy,et al.  Power-Aware Testing and Test Strategies for Low Power Devices , 2008, 2008 Design, Automation and Test in Europe.