Self-learning signature analysis for non-volatile memory testing

A new BIST scheme suitable for on-chip testing of non-volatile memories and based on signature analysis is presented. The signature of the whole memory, whose content can be selectively changed by the user, is dynamically self-learned by the memory and it is saved in a dedicated memory location. Such a signature can be externally compared with the expected one in order to check for the programming operation, or it can be used for self-test when data retention must be checked.

[1]  B. Ricco,et al.  Aliasing minimization in signature analysis testing , 1993, Proceedings ETC 93 Third European Test Conference.

[2]  Piero Olivo,et al.  Analysis and Design of Linear Finite State Machines for Signature Analysis Testing , 1991, IEEE Trans. Computers.

[3]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[4]  Solomon W. Golomb,et al.  Shift Register Sequences , 1981 .

[5]  Tetsuo Endoh,et al.  Reliability issues of flash memory cells , 1993, Proc. IEEE.

[6]  Yervant Zorian,et al.  EEODM: An effective BIST scheme for ROMs , 1990, Proceedings. International Test Conference 1990.

[7]  B. Prince Challenges in memory-logic integration , 1995, Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing.