ReCoM: A new Reconfigurable Compute Fabric Architecture for Computation-Intensive Applications

Reconfigurable mixed grain (ReCoM) is a novel reconfigurable compute fabric (RCF) architecture based on a mixed-grain reconfigurable array which combines a RISC microprocessor and a reconfigurable hardware for computation-intensive applications. ReCoM comprises a modified RISC microprocessor, a dynamically reconfigurable processing array including reconfigurable cells formed by a 64-bits ALU, look up tables (LUTs), word-level arithmetic units, and an efficient configuration and data memory architecture. This paper describes the ReCoM architecture and presents its effectiveness for a digital signal processing benchmark application

[1]  Kunle Olukotun,et al.  A quantitative analysis of reconfigurable coprocessors for multimedia applications , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[2]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[3]  Jürgen Becker,et al.  Architecture and application of a dynamically reconfigurable hardware array for future mobile communication systems , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[4]  Nader Bagherzadeh,et al.  Vlsi Design Of The Tiny Risc Microprocessor , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[5]  José G. Delgado-Frias,et al.  A MEDIUM-GRAIN RECONFIGURABLE CELL ARRAY FOR DSP , 2003 .

[6]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[7]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[8]  E. Tau,et al.  A First Generation DPGA implementation , 1995 .

[9]  Fadi J. Kurdahi,et al.  FIR filter mapping and performance analysis on MorphoSys , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).