Vertical InGaAs/InP Tunnel FETs With Tunneling Normal to the Gate

Vertical n-channel tunnel field-effect transistors (FETs) based on compound semiconductors, in a new geometry with tunneling normal to the gate, are demonstrated for the first time using an n<sup>+</sup> In<sub>0.53</sub>Ga<sub>0.47</sub>As/n<sup>+</sup> /n<sup>+</sup>,=0.53- >;1 GaAs/p<sup>+</sup> InP heterojunction. At 300 K, the TFETs show an on-current of ~20 μA/μm and a minimum subthreshold swing (SS) of 130 mV/dec using an Al<sub>2</sub>O<sub>3</sub> gate dielectric (EOT ~3.4 nm). Postdeposition annealing of the gate dielectric improves SS, and device passivation using atomic layer deposition can effectively prevent degradation of drain current over time. The clear negative differential resistance (NDR) observed in the tunnel junction and the trend toward NDR in the TFETs confirm that the transport mechanism in these FETs is interband tunneling.

[1]  F. Andrieu,et al.  Impact of SOI, Si1-xGexOI and GeOI substrates on CMOS compatible Tunnel FET performance , 2008, 2008 IEEE International Electron Devices Meeting.

[2]  T. Mayer,et al.  Experimental demonstration of 100nm channel length In0.53Ga0.47As-based vertical inter-band tunnel field effect transistors (TFETs) for ultra low-power logic and SRAM applications , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[3]  Wilfried Haensch,et al.  1D broken-gap tunnel transistor with MOSFET-like on-currents and sub-60mV/dec subthreshold swing , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[4]  V. Ramgopal Rao,et al.  A Binary Tunnel Field Effect Transistor with a Steep Sub-threshold Swing and Increased ON Current , 2010 .

[5]  Gerhard Klimeck,et al.  Leakage-Reduction Design Concepts for Low-Power Vertical Tunneling Field-Effect Transistors , 2010, IEEE Electron Device Letters.

[6]  Y. Chen,et al.  $\hbox{In}_{0.7}\hbox{Ga}_{0.3}\hbox{As}$ Tunneling Field-Effect Transistors With an $I_{\rm on}$ of 50 $\mu\hbox{A}/\mu\hbox{m}$ and a Subthreshold Swing of 86 mV/dec Using $\hbox{HfO}_{2}$ Gate Oxide , 2010, IEEE Electron Device Letters.

[7]  A. Seabaugh,et al.  13.6 Self-Aligned In0.53Ga0.47As/InAs/InP Vertical Tunnel FETs , 2011 .

[8]  Huili Xing,et al.  Self-aligned InAs/Al0.45Ga0.55Sb vertical tunnel FETs , 2011, 69th Device Research Conference.

[9]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[10]  J.Y. Wong,et al.  Effect of trap tunneling on the performance of long-wavelength Hg1-xCdxTe photodiodes , 1980, IEEE Transactions on Electron Devices.

[11]  S. Salahuddin,et al.  Heterojunction Vertical Band-to-Band Tunneling Transistors for Steep Subthreshold Swing and High on Current , 2011, IEEE Electron Device Letters.

[12]  T. Mayer,et al.  Temperature-Dependent – Characteristics of a Vertical Tunnel FET , 2010 .

[13]  Suman Datta,et al.  Temperature-Dependent $I$ – $V$ Characteristics of a Vertical $\hbox{In}_{0.53}\hbox{Ga}_{0.47}\hbox{As}$ , 2010 .

[14]  J. Knoch,et al.  Modeling of High-Performance p-Type III–V Heterojunction Tunnel FETs , 2010, IEEE Electron Device Letters.

[15]  K. Saraswat,et al.  Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With record high drive currents and ≪60mV/dec subthreshold slope , 2008, 2008 IEEE International Electron Devices Meeting.