Power optimized SRAM cell with high radiation hardened for aerospace applications

Abstract The SRAM cells suffer from soft errors under high radiation environment like aerospace and satellite applications. Few radiations hardened based popular cells are 12T Dice and 12T We-Quatro. But these cells required more area and power consumption. To address these problems a 10T SRAM cell is designed, which gives perfect balance among all the parameters with higher delay. Hence, it is the most suggestible cell under high radiation environment. However, the 10T SRAM cell for high frequency under process variations gives a large number of write failure, which impeding the application of 10T SRAM cell. In this paper, a new SRAM cell has been proposed, which provides less power, more stability, less area, and very high soft error resilience. The proposed cell provides 17.48%, 5.26% less static power loss compared to We-Quatro and Dice, respectively. The total power loss of the proposed cell is reduced by 39.26%, 9.56% compared to We-Quatro and Dice cell respectively. The hold stability is increased by 45%, 81.59% compared to We-Quatro and Dice cell respectively. Also, the proposed cell gives moderate area overhead, comparable write speed, and perfect balance among all the parameters. The proposed cell is also verified using Monte Carlo (M.C) simulation in 45 nm CMOS technology.

[1]  E. Ibe,et al.  Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule , 2010, IEEE Transactions on Electron Devices.

[2]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[3]  Osnat Keren,et al.  Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Philippe Roche,et al.  Factors that impact the critical charge of memory elements , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[5]  David Blaauw,et al.  A 4 + 2T SRAM for Searching and In-Memory Computing With 0.3-V $V_{\mathrm {DDmin}}$ , 2018, IEEE Journal of Solid-State Circuits.

[6]  Yong-Bin Kim,et al.  A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Santosh Kumar Vishvakarma,et al.  Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design , 2017, IEEE Transactions on Semiconductor Manufacturing.

[8]  Pinaki Mazumder,et al.  Modeling and Mitigation of Static Noise Margin Variation in Subthreshold SRAM Cells , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  B. Granbom,et al.  Soft error rate increase for new generations of SRAMs , 2003 .

[10]  Adam Teman,et al.  Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  J.-L. Autran,et al.  Analysis of the charge sharing effect in the SET sensitivity of bulk 45 nm standard cell layouts under heavy ions , 2018, Microelectron. Reliab..

[12]  Myounggon Kang,et al.  Studying the Variation Effects of Radiation Hardened Quatro SRAM Bit-Cell , 2016, IEEE Transactions on Nuclear Science.

[13]  Le Dinh Trang Dang,et al.  We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance , 2017, IEEE Transactions on Nuclear Science.

[14]  B. L. Bhuva,et al.  Impact of Technology Scaling on SRAM Soft Error Rates , 2014, IEEE Transactions on Nuclear Science.

[15]  Kazuyuki Hirose,et al.  Process Variation Aware Analysis of SRAM SEU Cross Sections Using Data Retention Voltage , 2019, IEEE Transactions on Nuclear Science.

[16]  Sudeb Dasgupta,et al.  Compact Analytical Model to Extract Write Static Noise Margin (WSNM) for SRAM Cell at 45-nm and 65-nm Nodes , 2018, IEEE Transactions on Semiconductor Manufacturing.

[17]  J. S. Kauppila,et al.  On-Chip Measurement of Single-Event Transients in a 45 nm Silicon-on-Insulator Technology , 2012, IEEE Transactions on Nuclear Science.

[18]  Neeta Pandey,et al.  A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Hossein Asadi,et al.  An Efficient SRAM-Based Reconfigurable Architecture for Embedded Processors , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Mohammad Sharifkhani,et al.  An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Qiang Zhao,et al.  Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications , 2020, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Wei Cai,et al.  Efficient Yield Optimization for Analog and SRAM Circuits via Gaussian Process Regression and Adaptive Yield Estimation , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  D. Anitha,et al.  Design of low leakage process tolerant SRAM cell , 2017 .

[24]  Mehdi B. Tahoori,et al.  Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-Flops , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Govind Prasad,et al.  Statistical analysis of low-power SRAM cell structure , 2015 .

[26]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[27]  R. Srinivasan,et al.  Soft error study in double gated FinFET-based SRAM cells with simultaneous and independent driven gates , 2012, Microelectron. J..

[28]  Kaushik Roy,et al.  Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[29]  Hai Huang,et al.  Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[30]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[31]  Debiprasad Priyabrata Acharya,et al.  A high stable 8T-SRAM with bit interleaving capability for minimization of soft error rate , 2018, Microelectron. J..

[32]  Jun Xiao,et al.  Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[33]  Soumitra Pal,et al.  Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[34]  W. Dehaene,et al.  Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.

[35]  Tosiron Adegbija,et al.  Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[36]  Philippe Roche,et al.  SEE test and modeling results on 45nm SRAMs with different well strategies , 2010, 2010 IEEE International Reliability Physics Symposium.

[37]  S. Jahinuzzaman,et al.  A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability , 2009, IEEE Transactions on Nuclear Science.

[38]  James E. Stine,et al.  A 64 kB Approximate SRAM Architecture for Low-Power Video Applications , 2018, IEEE Embedded Systems Letters.

[39]  Jeronimo Castrillon,et al.  Performance and Energy-Efficient Design of STT-RAM Last-Level Cache , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.