Impact of lateral straggle on analog and digital circuit performance using independently driven underlap DG-MOSFET

In this work, the effect of lateral straggle on independently driven underlap double gate MOSFET (IDUDGMOS) is presented based on analog and digital circuit performances. The lateral straggle in IDUDGMOS devices is due to process induced source/drain out diffusion and it varies the desired device characteristics. For the analysis of this variation on circuit performance of the device, an Amplitude Modulator (AM) circuit and a SRAM circuit is considered for analog and digital circuit application considerations respectively. For the analysis of the device in AM circuit the parameters studied are the bandwidth, the gain and the linearity, correspondingly for SRAM circuit the parameters studied are the Static Noise Margin (SNM) and the circuit delay. The analysis of the AM circuit designed using the IDUDGMOS suggested that the power loss and the bandwidth of the circuit degrade with increasing lateral straggle. For the SRAM circuit the analysis suggests that larger straggle lengths in the device results in reduced time delay but, the SNM is smaller as well.

[1]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[2]  A.P. Chandrakasan,et al.  Static noise margin variation for sub-threshold SRAM in 65-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[3]  J. Hauser,et al.  Electron and hole mobilities in silicon as a function of concentration and temperature , 1982, IEEE Transactions on Electron Devices.

[4]  L. Selmi,et al.  Low field mobility of ultra-thin SOI N- and P-MOSFETs: Measurements and implications on the performance of ultra-short MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[5]  Zhenming Zhou,et al.  SOI versus bulk-silicon nanoscale FinFETs , 2010 .

[6]  S. Dasgupta,et al.  A comparative study of 6T, 8T and 9T decanano SRAM cell , 2009, 2009 IEEE Symposium on Industrial Electronics & Applications.

[7]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[8]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[9]  Estimating lateral straggling of impurity profiles of ions implanted into crystalline silicon , 2001 .

[10]  Seung-Hwan Kim,et al.  Design Optimization and Performance Projections of Double-Gate FinFETs With Gate–Source/Drain Underlap for SRAM Application , 2007, IEEE Transactions on Electron Devices.

[11]  B. Calvo,et al.  Low-voltage low-power 200MHz variable gain amplifier in CMOS 0.35μm , 2007, 2007 18th European Conference on Circuit Theory and Design.

[12]  Jan M. Rabaey,et al.  Digital integrated circuits: a design perspective / Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic , 2003 .

[13]  Zhiyu Liu,et al.  Independent-gate and tied-gate FinFET SRAM Circuits: Design guidelines for reduced area and enhanced stability , 2007, 2007 Internatonal Conference on Microelectronics.

[14]  C. K. Sarkar,et al.  Subthreshold Analog/RF Performance Enhancement of Underlap DG FETs With High- K Spacer for Low Power Applications , 2013, IEEE Transactions on Electron Devices.

[15]  Sung-Mo Kang,et al.  CMOS digital integrated circuits , 1995 .

[16]  Sheng-Fuh Chang,et al.  CMOS dual-band variable-gain amplifier for 3G-WCDMA and WLAN dual-mode RF receivers , 2007 .

[17]  M. Shrivastava,et al.  A Novel and Robust Approach for Common Mode Feedback Using IDDG FinFET , 2008, IEEE Transactions on Electron Devices.

[18]  F. Carr,et al.  A direct-conversion transceiver chip set for 900 MHz (ISM band) spread-spectrum digital cordless telephone , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[19]  S. Saha,et al.  Effect of Source/Drain Lateral Straggle on Distortion and Intrinsic Performance of Asymmetric Underlap DG-MOSFETs , 2014, IEEE Journal of the Electron Devices Society.

[20]  Samar K. Saha,et al.  MOSFET test structures for two-dimensional device simulation , 1995 .

[21]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[22]  B. P. Lathi,et al.  Modern Digital and Analog Communication Systems , 1983 .

[23]  Chandan Kumar Sarkar,et al.  Subthreshold analog/RF performance of underlap DG FETs with asymmetric source/drain extensions , 2012, Microelectron. Reliab..