A Design of Low-Power 10-bit 1-MS/s Asynchronous SAR ADC for DSRC Application

A design of low-power 10-bit 1 MS/s asynchronous successive approximation register analog-to-digital converter (SAR ADC) is presented in this paper. To improve the linearity of the digital-to-analog converter (DAC) and energy efficiency, a common mode-based monotonic charge recovery (CMMC) switching technique is proposed. The proposed switching technique consumes only 63.75 CVREF2 switching energy, which is far less as compared to the conventional switching technique without dividing or adding additional switches. In addition, bootstrap switching is implemented to ensure enhanced linearity. To reduce the power consumption from the comparator, a dynamic latch comparator with a self-comparator clock generation circuit is implemented. The proposed prototype of the SAR ADC is implemented in a 55 nm CMOS (complementary metal-oxide-semiconductor) process. The proposed architecture achieves a figure of merit (FOM) of 17.4 fJ/conversion, signal-to-noise distortion ratio (SNDR) of 60.39 dB, and an effective number of bits (ENOB) of 9.74 bits with a sampling rate of 1 MS/s at measurement levels. The implemented SAR ADC consumes 14.8 µW power at 1 V power supply.

[1]  Xin Xin,et al.  Ultra-low power comparator with dynamic offset cancellation for SAR ADC , 2017 .

[2]  Junhua Shen,et al.  A 12-Bit 31.1- $\mu$ W 1-MS/s SAR ADC With On-Chip Input-Signal-Independent Calibration Achieving 100.4-dB SFDR Using 256-fF Sampling Capacitance , 2019, IEEE Journal of Solid-State Circuits.

[3]  Yvonne Y. H. Lam,et al.  Low-energy and area-efficient tri-level switching scheme for SAR ADC , 2012 .

[4]  Zhangming Zhu,et al.  A 10-bit 120-MS/s SAR ADC With Reference Ripple Cancellation Technique , 2020, IEEE Journal of Solid-State Circuits.

[5]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[6]  Youngoo Yang,et al.  A Fully Integrated Bluetooth Low-Energy Transceiver with Integrated Single Pole Double Throw and Power Management Unit for IoT Sensors , 2019, Sensors.

[7]  Yong Lian,et al.  A 0.8-V, 1-MS/s, 10-bit SAR ADC for Multi-Channel Neural Recording , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[9]  Xingyuan Tong,et al.  98.8% switching energy reduction in SAR ADC for bioelectronics application , 2015 .

[10]  Danny Wen-Yaw Chung,et al.  A Power-Efficient Mixed-Signal Smart ADC Design With Adaptive Resolution and Variable Sampling Rate for Low-Power Applications , 2017, IEEE Sensors Journal.

[11]  Zhangming Zhu,et al.  V CM -based monotonic capacitor switching scheme for SAR ADC , 2013 .

[12]  Kuduck Kwon,et al.  A 5.8 GHz Integrated CMOS Dedicated Short Range Communication Transceiver for the Korea/Japan Electronic Toll Collection System , 2010 .

[13]  Chih-Wen Lu,et al.  A 10-bit 10 MS/s SAR ADC with the reduced capacitance DAC , 2016, 2016 5th International Symposium on Next-Generation Electronics (ISNE).

[14]  Minjae Lee,et al.  A Design of 8 fJ/Conversion-Step 10-bit 8MS/s Low Power Asynchronous SAR ADC for IEEE 802.15.1 IoT Sensor Based Applications , 2020, IEEE Access.

[15]  Keum Cheol Hwang,et al.  Design of a Low Power 10-b 8-MS/s Asynchronous SAR ADC with On-Chip Reference Voltage Generator , 2020 .