Lightweight Hardware Architecture for Probabilistic Gradient Descent Bit Flipping on QC-LDPC Codes
暂无分享,去创建一个
David Declercq | Valentin Savin | Oana Boncalo | Ghaffari Fakhreddine | Lounis Kessal | Khoa Le | D. Declercq | V. Savin | O. Boncalo | Ghaffari Fakhreddine | K. Le | L. Kessal
[1] T. Wadayama,et al. Gradient descent bit flipping algorithms for decoding LDPC codes , 2008, ISITA 2008.
[2] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[3] Justin P. Coon,et al. Low Power Decoding of LDPC Codes , 2013 .
[4] David Declercq,et al. Efficient realization of probabilistic gradient descent bit flipping decoders , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).
[5] Bane V. Vasic,et al. Fault-Tolerant Probabilistic Gradient-Descent Bit Flipping Decoder , 2014, IEEE Communications Letters.
[6] David Declercq,et al. Efficient Hardware Implementation of Probabilistic Gradient Descent Bit-Flipping , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] David Declercq,et al. Flexible, Cost-Efficient, High-Throughput Architecture for Layered LDPC Decoders with Fully-Parallel Processing Units , 2016, 2016 Euromicro Conference on Digital System Design (DSD).
[8] Emmanuel Boutillon,et al. Noisy Gradient Descent Bit-Flip Decoding for LDPC Codes , 2014, IEEE Transactions on Communications.