A 1.45 GHz All-Digital Spread Spectrum Clock Generator in 65nm CMOS for Synchronization-Free SoC Applications

The increase of clock frequency in digital circuits exacerbates the electromagnetic interference (EMI) between devices. Spread-spectrum techniques reduce the electromagnetic noise lowering harmonic peaks of the clock signal by means of frequency modulation. In System-on-Chips (SoCs) another requirement in many applications is the coexistence of both modulated and un-modulated clock domains. In these cases, suitable synchronization systems are used to allow data to cross the boundary between spread and un-spread clock domains. In this paper we present a spread-spectrum clock generator (SSCG) able to provide both spreaded and un-spreaded clocks. The spreaded clock has a specially designed modulation profile, allowing at the same time a seamless synchronization-free interface between spreaded and un-spreaded clock domains and a large EMI reduction. The paper presents the derivation of the new highly discontinuous modulation profile (that allows to achieve an EMI reduction up to 15.8dB) and implementation details of an all-digital SSCG able to provide the developed modulation waveform. A test chip has been fabricated in UMC 65nm CMOS technology, using a novel dual-output digitally controlled delay line. The circuit can generate both spread and un-spread clocks (double output mode) or the spread clock alone (single output mode). Area occupation is 0.102mm2, whereas power consumption is 48.5mW in double output mode and 34mW in single output mode.

[1]  Davide De Caro,et al.  Optimal Discontinuous Frequency Modulation for Spread-Spectrum Clocking , 2013, IEEE Transactions on Electromagnetic Compatibility.

[2]  K. Hardin,et al.  Investigation into the interference potential of spread-spectrum clock generation to broadband digital communications , 2003 .

[3]  Joungho Kim,et al.  Spread spectrum clock Generator with delay cell array to reduce electromagnetic interference , 2005, IEEE Transactions on Electromagnetic Compatibility.

[4]  Davide De Caro.  Glitch-Free NAND-Based Digitally Controlled Delay-Lines , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Nicola Da Dalt,et al.  An all-digital PLL using random modulation for SSC generation in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[6]  Davide De Caro,et al.  A 1.27 GHz, All-Digital Spread Spectrum Clock Generator/Synthesizer in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[7]  SeongHwan Cho,et al.  An all-digital clock generator using a fractionally injection-locked oscillator in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[8]  Paul-Peter Sotiriadis,et al.  Direct All-Digital Frequency Synthesis Techniques, Spurs Suppression, and Deterministic Jitter Correction , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  H.-J. Jentschel,et al.  A virtual clock enhancement method for DDS using an analog delay line , 2001, IEEE J. Solid State Circuits.

[10]  Yi-Bin Hsieh,et al.  A Low-Power and High-Precision Spread Spectrum Clock Generator for Serial Advanced Technology Attachment Applications Using Two-Point Modulation , 2009, IEEE Transactions on Electromagnetic Compatibility.

[11]  Keith Bryan Hardin,et al.  Spread spectrum clock generation for the reduction of radiated emissions , 1994, Proceedings of IEEE Symposium on Electromagnetic Compatibility.

[12]  Shen-Iuan Liu,et al.  A 40–550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm , 2007, IEEE Journal of Solid-State Circuits.

[13]  Chulwoo Kim,et al.  A 3.5 GHz Spread-Spectrum Clock Generator With a Memoryless Newton-Raphson Modulation Profile , 2012, IEEE Journal of Solid-State Circuits.

[14]  Riccardo Rovatti,et al.  Practical Optimization of EMI Reduction in Spread Spectrum Clock Generators With Application to Switching DC/DC Converters , 2014, IEEE Transactions on Power Electronics.

[15]  Y. Matsumoto,et al.  An analytical method for determining the optimal modulating waveform for dithered clock generation , 2005, IEEE Transactions on Electromagnetic Compatibility.

[16]  Davide De Caro,et al.  High-Performance Special Function Unit for Programmable 3-D Graphics Processors , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Michael J. Schulte,et al.  Efficient function approximation using truncated multipliers and squarers , 2005, 17th IEEE Symposium on Computer Arithmetic (ARITH'05).

[18]  Kenichi Okada,et al.  A Fully-Synthesizable Fractional-N Injection-Locked PLL for Digital Clocking with Triangle/Sawtooth Spread-Spectrum Modulation Capability in 5-nm CMOS , 2020, IEEE Solid-State Circuits Letters.

[19]  Ahmed Elkholy,et al.  Low-Jitter Multi-Output All-Digital Clock Generator Using DTC-Based Open Loop Fractional Dividers , 2018, IEEE Journal of Solid-State Circuits.

[20]  Wim Dehaene,et al.  A Synchronization-Free Spread Spectrum Clock Generation Technique for Automotive Applications , 2011, IEEE Transactions on Electromagnetic Compatibility.

[21]  Javier D. Bruguera,et al.  High-speed function approximation using a minimax quadratic interpolator , 2005, IEEE Transactions on Computers.

[22]  Davide De Caro,et al.  Analysis of Spread-Spectrum Clocking Modulations Under Synchronization Timing Constraint , 2014, ApplePies.

[23]  Hideyuki Nosaka,et al.  A low-power direct digital synthesizer using a self-adjusting phase-interpolation technique , 2001, IEEE J. Solid State Circuits.

[24]  Y. Matsumoto,et al.  Estimating the Amplitude Reduction of Clock Harmonics Due to Frequency Modulation , 2006, IEEE Transactions on Electromagnetic Compatibility.

[25]  Shen-Iuan Liu,et al.  A spread-spectrum clock generator with triangular modulation , 2003 .

[26]  Simon Damphousse,et al.  All Digital Spread Spectrum Clock Generator for EMI Reduction , 2006, IEEE Journal of Solid-State Circuits.

[27]  Kwang-Hee Choi,et al.  An Interpolating Digitally Controlled Oscillator for a Wide-Range All-Digital PLL , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Hyung Seok Kim,et al.  A reconfigurable distributed all-digital clock generator core with SSC and skew correction in 22nm high-k tri-gate LP CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[29]  Fabio Tessitore,et al.  A 3.3 GHz Spread-Spectrum Clock Generator Supporting Discontinuous Frequency Modulations in 28 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[30]  Davide De Caro,et al.  Fixed-Width Multipliers and Multipliers-Accumulators With Min-Max Approximation Error , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.