Power-constrained system-on-a-chip test scheduling using a genetic algorithm

This paper presents a new and an efficient approach for the test scheduling problem of core-based systems based on a genetic algorithm. The method minimizes the overall test application time of a SoC through efficient and compact test schedules. The problem is solved using a "sessionless" scheme that minimizes the number of idle test slots. The method can handle SoC test scheduling with and without power constraints. We present experimental results for various SoC examples that demonstrate the effectiveness of our method in short CPU time.

[1]  Mircea Vladutiu,et al.  A comparison of classical scheduling approaches in power-constrained block-test scheduling , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[2]  C. P. Ravikumar,et al.  Simultaneous module selection and scheduling for power-constrained testing of core based systems , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[3]  Haidar M. Harmanani,et al.  A Simulated Annealing Algorithm for System-on-Chip Test Scheduling with, Power and Precedence Constraints , 2006, Int. J. Comput. Intell. Appl..

[4]  Vishwani D. Agrawal,et al.  Scheduling tests for VLSI systems under power constraints , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[6]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[7]  Kewal K. Saluja,et al.  Test Scheduling and Control for VLSI Built-In Self-Test , 1988, IEEE Trans. Computers.

[8]  Makoto Sugihara,et al.  A novel test methodology for core-based system LSIs and a testing time minimization problem , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[9]  Teofilo F. Gonzalez,et al.  Open Shop Scheduling to Minimize Finish Time , 1976, JACM.

[10]  Krishnendu Chakrabarty,et al.  Accepted for Publication in Ieee Transactions on Computer-aided Design of Integrated Circuits and Systems Test Scheduling for Core-based Systems Using Mixed-integer Linear Programming , 2000 .

[11]  Julien Pouget,et al.  Power-Constrained Test Scheduling for SoCs Under a "no session" Scheme , 2001, VLSI-SOC.

[12]  Krishnendu Chakrabarty,et al.  System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Krishnendu Chakrabarty.  Test scheduling for core-based systems , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[14]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[15]  Zebo Peng,et al.  An integrated system-on-chip test framework , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[16]  Nilanjan Mukherjee,et al.  Resource allocation and test scheduling for concurrent test of core-based SOC design , 2001, Proceedings 10th Asian Test Symposium.