Analysis of short defects in FinFET based logic cells

FinFET technology has become the most promising semiconductor technology alternative to CMOS planar at highly scaled nodes (e.g. below 20nm). FinFET technology offers higher performance with lower leakage thanks to a better channel control obtained by wrapping a metal gate around a thin fin. In this paper, bridge defects in FinFET based logic cells are investigated. The impact of the use of Middle-Of-Line (MOL) interconnections and multi-fin and multi-finger devices pose a challenge on the detection of bridge defects. They influence the likelihood of occurrence of these defects, and make them more difficult to detect than in CMOS planar technology. Even more some defects unlikely to appear in planar CMOS now become more likely to occur. A metric called Bridge Defect Criticality (BDC) is used to identify the most critical bridge defects. Actions may be taken over these defects to increase their fault tolerance or testability.

[1]  Elimination of Tungsten-voids in middle-of-line contacts for advanced planar CMOS and FinFET technology , 2016, 2016 27th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC).

[2]  Amit Karel,et al.  Comparative study of Bulk, FDSOI and FinFET technologies in presence of a resistive short defect , 2016, 2016 17th Latin-American Test Symposium (LATS).

[3]  Chien-Mo James Li,et al.  Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits , 2015, 2015 IEEE 24th Asian Test Symposium (ATS).

[4]  Yervant Zorian,et al.  Overview study on fault modeling and test methodology development for FinFET-based memories , 2015, 2015 IEEE East-West Design & Test Symposium (EWDTS).

[5]  Mark Y. Liu,et al.  A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size , 2014, 2014 IEEE International Electron Devices Meeting.

[6]  Yervant Zorian,et al.  Extending fault periodicity table for testing faults in memories under 20nm , 2014, Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014).

[7]  Yervant Zorian,et al.  Fault modeling and test algorithm creation strategy for FinFET-based memories , 2014, 2014 IEEE 32nd VLSI Test Symposium (VTS).

[8]  S. Demuynck,et al.  Reliability of MOL local interconnects , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[9]  Qiang Xu,et al.  On modeling faults in FinFET logic circuits , 2012, 2012 IEEE International Test Conference.

[10]  Fen Chen,et al.  Investigation of emerging middle-of-line poly gate-to-diffusion contact reliability issues , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[11]  A. N. Bhoj,et al.  Fault Models for Logic Circuits in the Multigate Era , 2012, IEEE Transactions on Nanotechnology.

[12]  Niraj K. Jha,et al.  Fault modeling for FinFET circuits , 2010, 2010 IEEE/ACM International Symposium on Nanoscale Architectures.

[13]  Chung-Hsun Lin,et al.  A Multi-Gate MOSFET Compact Model Featuring Independent-Gate Operation , 2007, 2007 IEEE International Electron Devices Meeting.