Cell-based design methodology for BDD RSFQ logic circuits: tolerance of basic cells to circuit parameter variations