Evaluation of Interconnect-Complexity-Aware Low-Power VLSI Design Using Multiple Supply and Threshold Voltages

This paper presents a high-level synthesis approach to minimize the total power consumption in behavioral synthesis under time and area constraints. The proposed method has two stages, functional unit (FU) energy optimization and interconnect energy optimization. In the first stage, active and inactive energies of the FUs are optimized using a multiple supply and threshold voltage scheme. Genetic algorithm (GA) based simultaneous assignment of supply and threshold voltages and module selection is proposed. The proposed GA based searching method can be used in large size problems to find a near-optimal solution in a reasonable time. In the second stage, interconnects are simplified by increasing their sharing. This is done by exploiting similar data transfer patterns among FUs. The proposed method is evaluated for several benchmarks under 90nm CMOS technology. The experimental results show that more than 40% of energy savings can be achieved by our proposed method.

[1]  Niraj K. Jha,et al.  Interconnect-aware low-power high-level synthesis , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Wayne H. Wolf,et al.  Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Mark C. Johnson,et al.  Design and optimization of low voltage high performance dual threshold CMOS circuits , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[4]  Hanpei Koike,et al.  Evaluation of granularity on threshold voltage control in flex power FPGA , 2006, 2006 IEEE International Conference on Field Programmable Technology.

[5]  David Blaauw,et al.  Statistical analysis of subthreshold leakage current for VLSI circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Miodrag Potkonjak,et al.  MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[7]  SylvesterDennis,et al.  High performance level conversion for dual VDD design , 2004 .

[8]  Masanori Hariyama,et al.  Minimizing Energy Consumption Based on Dual-Supply-Voltage Assignment and Interconnection Simplification , 2006, IEICE Trans. Electron..

[9]  Hanpei Koike,et al.  Evaluation of granularity on threshold voltage control in flex power FPGA , 2006, FPT.

[10]  Niraj K. Jha,et al.  Leakage power analysis and reduction during behavioral synthesis , 2002, Proceedings 2000 International Conference on Computer Design.

[11]  Borivoje Nikolic,et al.  Level conversion for dual-supply systems , 2004 .

[12]  Masanori Hariyama,et al.  Low-power field-programmable VLSI processor using dynamic circuits , 2004, IEEE Computer Society Annual Symposium on VLSI.

[13]  K. Ohmori.  High-level synthesis using genetic algorithm , 1995, Proceedings of 1995 IEEE International Conference on Evolutionary Computation.

[14]  Jan M. Rabaey,et al.  Exploiting regularity for low-power design , 1996, Proceedings of International Conference on Computer Aided Design.

[15]  Lei He,et al.  Distributed sleep transistor network for power reduction , 2003, DAC '03.

[16]  Masanori Hariyama,et al.  Genetic approach to minimizing energy consumption of VLSI processors using multiple supply voltages , 2005, IEEE Transactions on Computers.

[17]  Dennis Sylvester,et al.  High performance level conversion for dual V/sub DD/ design , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Domenik Helms,et al.  Interconnect Driven Low Power High-Level Synthesis , 2003, PATMOS.