Automatic generation of symmetric transparent March memory tests

High-density memories are often used in safety-critical microelectronic systems. Transparent March algorithms allow realizing periodic testing of memory while preserving its contents. This paper presents the novel technique of automatic symmetric transparent algorithms generation. It is based on selecting fault detection and hiding conditions and analysis of fault manifestation map.

[1]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[2]  Pinaki Mazumder,et al.  Testing and Testable Design of High-Density Random-Access Memories , 1996 .

[3]  Michael Nicolaidis,et al.  TRANSPARENT BIST FOR RAMS , 1992, Proceedings International Test Conference 1992.

[4]  Sreejit Chakravarty,et al.  A new framework for generating optimal March tests for memory arrays , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  Alfredo Benso,et al.  An optimal algorithm for the automatic generation of March tests , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Hans-Joachim Wunderlich,et al.  Symmetric transparent BIST for RAMs , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[7]  A.J. van de Goor,et al.  The automatic generation of march tests , 1994, Proceedings of IEEE International Workshop on Memory Technology, Design, and Test.

[8]  R. Dekker,et al.  Realistic built-in self-test for static RAMs , 1989, IEEE Design & Test of Computers.

[9]  Wilfried Daehn,et al.  Bounds and analysis of aliasing errors in linear feedback shift registers , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..