3-D Memristor Crossbars for Analog and Neuromorphic Computing Applications

We report a monolithically integrated 3-D metal-oxide memristor crossbar circuit suitable for analog, and in particular, neuromorphic computing applications. The demonstrated crossbar is based on Pt/Al2O3/TiO2-x/TiN/Pt memristors and consists of a stack of two passive 10 × 10 crossbars with shared middle electrodes. The fabrication process has a low, less than 175°C, temperature budget and includes a planarization step performed before the deposition of the second crossbar layer. These features greatly improve yield and uniformity of the crosspoint devices and allows for utilizing such a fabrication process for integration with CMOS circuits as well as for stacking of multiple crossbar layers. Furthermore, the integrated crosspoint memristors are optimized for analog computing applications allowing successful forming and switching of all 200 devices in the demonstrated crossbar circuit, and, most importantly, precise tuning of the devices' conductance values within the dynamic range of operation. We believe that the demonstrated work is an important milestone toward the implementation of analog artificial neural networks, specifically, those based on 3-D CMOL circuits.

[1]  Dmitri B Strukov,et al.  Four-dimensional address topology for circuits with stacked multilayer crossbar arrays , 2009, Proceedings of the National Academy of Sciences.

[2]  Shimeng Yu,et al.  Design Tradeoffs of Vertical RRAM-Based 3-D Cross-Point Array , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  S. Jo,et al.  3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector , 2014, 2014 IEEE International Electron Devices Meeting.

[4]  Arvind Sridhar,et al.  Thermal modeling and analysis of 3D multi-processor chips , 2010, Integr..

[5]  Farnood Merrikh-Bayat,et al.  Training and operation of an integrated neuromorphic network based on metal-oxide memristors , 2014, Nature.

[6]  Brian D. Hoskins,et al.  Optimized stateful material implication logic for three-dimensional data manipulation , 2016, Nano Research.

[7]  C. Chung,et al.  A non-linear ReRAM cell with sub-1μA ultralow operating current for high density vertical resistive memory (VRRAM) , 2012, 2012 International Electron Devices Meeting.

[8]  Masahide Matsumoto,et al.  A 130.7-$\hbox{mm}^{2}$ 2-Layer 32-Gb ReRAM Memory Device in 24-nm Technology , 2014, IEEE Journal of Solid-State Circuits.

[9]  A. Jain,et al.  Analytical and Numerical Modeling of the Thermal Performance of Three-Dimensional Integrated Circuits , 2010, IEEE Transactions on Components and Packaging Technologies.

[10]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[11]  Konstantin K. Likharev,et al.  Hybrid CMOS/Nanoelectronic Circuits: Opportunities and Challenges , 2008 .

[12]  Dmitri B. Strukov,et al.  Nanotechnology: Smart connections , 2011, Nature.

[13]  J Joshua Yang,et al.  Memristive devices for computing. , 2013, Nature nanotechnology.

[14]  R. Dittmann,et al.  Redox‐Based Resistive Switching Memories – Nanoionic Mechanisms, Prospects, and Challenges , 2009, Advanced materials.

[15]  Narayan Srinivasa,et al.  A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. , 2012, Nano letters.

[16]  H. Hwang,et al.  Scaling effect of device area and film thickness on electrical and reliability characteristics of RRAM , 2011, 2011 IEEE International Interconnect Technology Conference.

[17]  D. Strukov,et al.  Phenomenological modeling of memristive devices , 2014, 1406.4219.

[18]  R. Stanley Williams,et al.  Ultra-smooth platinum surfaces for nanoscale devices fabricated using chemical mechanical polishing , 2005 .

[19]  Konstantin K. Likharev,et al.  CrossNets: Neuromorphic Hybrid CMOS/Nanoelectronic Networks , 2011 .

[20]  H. Ahn,et al.  Realization of vertical resistive memory (VRRAM) using cost effective 3D process , 2011, 2011 International Electron Devices Meeting.

[21]  Warren Robinett,et al.  Memristor-CMOS hybrid integrated circuits for reconfigurable logic. , 2009, Nano letters.

[22]  Shimeng Yu,et al.  Synaptic electronics: materials, devices and applications , 2013, Nanotechnology.

[23]  Yue Bai,et al.  Study of Multi-level Characteristics for 3D Vertical Resistive Switching Memory , 2014, Scientific reports.

[24]  Chang Hua Siau,et al.  A 0.13µm 64Mb multi-layered conductive metal-oxide memory , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[25]  M. Prezioso,et al.  Modeling and implementation of firing-rate neuromorphic-network classifiers with bilayer Pt/Al2O3/TiO2−x/Pt Memristors , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[26]  John Paul Strachan,et al.  The switching location of a bipolar memristor: chemical, thermal and structural mapping , 2011, Nanotechnology.

[27]  Shimeng Yu,et al.  HfOx-based vertical resistive switching random access memory suitable for bit-cost-effective three-dimensional cross-point architecture. , 2013, ACS nano.

[28]  Ligang Gao,et al.  High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm , 2011, Nanotechnology.

[29]  刘明,et al.  Thermal crosstalk in 3-dimensional RRAM crossbar array , 2015 .

[30]  Guido Groeseneken,et al.  Analysis of vertical cross-point resistive memory (VRRAM) for 3D RRAM design , 2013, 2013 5th IEEE International Memory Workshop.

[31]  M. Tsai,et al.  Ultra high density 3D via RRAM in pure 28nm CMOS process , 2013, 2013 IEEE International Electron Devices Meeting.

[32]  Peng Lin,et al.  Cross point arrays of 8 nm × 8 nm memristive devices fabricated with nanoimprint lithography , 2013 .

[33]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[34]  Christopher J. Waskiewicz,et al.  BEOL Cu CMP Process Evaluation for Advanced Technology Nodes , 2013 .

[35]  O. Richard,et al.  10×10nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation , 2011, 2011 International Electron Devices Meeting.

[36]  I. Yoo,et al.  2-stack 1D-1R Cross-point Structure with Oxide Diodes as Switch Elements for High Density Resistance RAM Applications , 2007, 2007 IEEE International Electron Devices Meeting.

[37]  Dmitri B. Strukov,et al.  Reconfigurable Nano-Crossbar Architectures 1 FPGA Approach to Computation 1 , 2011 .

[38]  Heng-Yuan Lee,et al.  Three-Dimensional $\hbox{4F}^{2}$ ReRAM With Vertical BJT Driver by CMOS Logic Compatible Process , 2011, IEEE Transactions on Electron Devices.

[39]  S. Burc Eryilmaz,et al.  Four-layer 3D vertical RRAM integrated with FinFET as a versatile computing unit for brain-inspired cognitive information processing , 2016, 2016 IEEE Symposium on VLSI Technology.

[40]  Meng-Fan Chang,et al.  ReRAM-based 4T2R nonvolatile TCAM with 7x NVM-stress reduction, and 4x improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[41]  Fabien Alibart,et al.  Pattern classification by memristive crossbar circuits using ex situ and in situ training , 2013, Nature Communications.

[42]  G. Snider,et al.  Self-organized computation with unreliable, memristive nanodevices , 2007 .