Detecting signal-overshoots for reliability analysis in high-speed system-on-chips

The rising level of complexity and speed of SoC makes it increasingly vital to test adequately the system for signal integrity. Voltage overshoot is one of the integrity factors that has not been sufficiently addressed for the purpose of testing and reliability. Overshoots are known to inject hot-carriers into the gate oxide and cause permanent degradation of MOSFET transistors' performance. This performance degradation creates a serious reliability concern. Unfortunately, accurate parasitic extraction and simulation to detect the interconnect problems is very time consuming and very sensitive to the circuit characteristics and thus is not practical for large SoC. This paper presents a built-in chip methodology to detect and measure the signal overshoots occurring on the interconnects of high-speed system-on-chips. This built-in test strategy does not require external probing or signal waveform monitoring. Instead, the overshoot detector cells monitor signals received by a core (e.g. from the system bus) and record the occurrence of overshoots over a period of operation. The overshoot information accumulated by these cells can be compressed and scanned out efficiently And inexpensively for final quality grading, reliability analysis and diagnosis.

[1]  U. Ghoshal,et al.  Inductance Analysis of On-Chip Interconnects , 1997 .

[2]  Melvin A. Breuer,et al.  Validation and test generation for oscillatory noise in VLSI interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[3]  D. Schmitt-Landsiedel,et al.  Dynamic degradation in MOSFET's. II. Application in the circuit environment , 1991 .

[4]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[5]  T. W. Williams,et al.  Signal integrity problems in deep submicron arising from interconnects between cores , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[6]  H. J. M. Veendrick,et al.  Deep-submicron CMOS ICs , 1998 .

[7]  Bernard N. Sheehan.  Projective convolution: RLC model-order reduction using the impulse response , 1999, DATE '99.

[8]  Jiang Tao,et al.  Design in hot-carrier reliability for high performance logic applications , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[9]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[10]  Kurt Keutzer,et al.  Temporofunctional crosstalk noise analysis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[11]  Muhammad E. S. Elrabaa,et al.  Advanced Low-Power Digital Circuit Techniques , 1997 .

[12]  Sujit Dey,et al.  Fault modeling and simulation for crosstalk in system-on-chip interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[13]  T. E. Kopley,et al.  High-frequency AC hot-carrier degradation in CMOS circuits , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[14]  Jacob A. Abraham,et al.  Automatic test pattern generation for crosstalk glitches in digital circuits , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[15]  R. Hokinson,et al.  Voltage overshoots and n-MOSFET hot carrier robustness in VLSI circuits , 1994, Proceedings of 1994 IEEE International Reliability Physics Symposium.

[16]  C. Hu,et al.  Performance and reliability comparison between asymmetric and symmetric LDD devices and logic gates , 1999 .

[17]  D.K. Nayak,et al.  A comprehensive study of performance and reliability of P, As, and hybrid As/P nLDD junctions for deep-submicron CMOS logic technology , 1997, IEEE Electron Device Letters.

[18]  Sandip Kundu,et al.  Inductance analysis of on-chip interconnects [deep submicron CMOS] , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[19]  Rajendran Panda,et al.  On-chip inductance modeling and analysis , 2000, Proceedings 37th Design Automation Conference.

[20]  Eric R. Ziegel,et al.  Probability and Statistics for Engineering and the Sciences , 2004, Technometrics.

[21]  R. Chandramouli,et al.  Testing systems on a chip , 1996 .

[22]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[23]  Peng Fang,et al.  Circuit hot carrier reliability simulation in advanced CMOS process technology development , 1994, Proceedings of 1994 IEEE International Integrated Reliability Workshop (IRWS).

[24]  J. R. Brews.  Overshoot-controlled RLC interconnections , 1991 .

[25]  Mattan Kamon,et al.  A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits , 1996, Proceedings of International Conference on Computer Aided Design.

[26]  Yusuf Leblebici,et al.  Design considerations for CMOS digital circuits with improved hot-carrier reliability , 1996, IEEE J. Solid State Circuits.

[27]  Elyse Rosenbaum,et al.  Berkeley reliability tools-BERT , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[28]  Jay L. Devore,et al.  Probability and statistics for engineering and the sciences , 1982 .

[29]  Melvin A. Breuer,et al.  Test generation in VLSI circuits for crosstalk noise , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[30]  W. Jiang,et al.  Assessing circuit-level hot-carrier reliability , 1998, 1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173).

[31]  John Lillis,et al.  Interconnect Analysis and Synthesis , 1999 .