Deriving Feature Fail Rate from Silicon Volume Diagnostics Data
暂无分享,去创建一个
Thomas Herrmann | Sriram Madhavan | Shobhit Malik | Chris Schuermyer | Rao Desineni | Geir Eide | R. Desineni | G. Eide | S. Madhavan | T. Herrmann | S. Malik | C. Schuermyer
[1] R. D. Blanton,et al. Yield Learning Through Physically Aware Diagnosis of IC-Failure Populations , 2012, IEEE Design & Test of Computers.
[2] Julie Lee,et al. Identifying design systematics using learning based diagnostic analysis , 2010, 2010 IEEE/SEMI Advanced Semiconductor Manufacturing Conference (ASMC).
[3] Thomas Herrmann,et al. Determining a Failure Root Cause Distribution From a Population of Layout-Aware Scan Diagnosis Results , 2012, IEEE Design & Test of Computers.
[4] T. Herrmann,et al. Identifying systematic critical features using silicon diagnosis data , 2012, 2012 SEMI Advanced Semiconductor Manufacturing Conference.
[5] Costas J. Spanos,et al. Introduction to Semiconductor Manufacturing , 2006 .
[6] J. A. Cunningham. The use and evaluation of yield models in integrated circuit manufacturing , 1990 .
[7] R. D. Blanton,et al. A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior , 2006, 2006 IEEE International Test Conference.
[8] Wojciech Maly,et al. Extracting Defect Density and Size Distributions from Product ICs , 2006, IEEE Design & Test of Computers.
[9] Costas J. Spanos,et al. Fundamentals of Semiconductor Manufacturing and Process Control: May/Fundamentals of Semiconductor Manufacturing and Process Control , 2006 .