HAPPY: Hybrid Address-based Page Policy in DRAMs

Memory controllers have used static page closure policies to decide whether a row should be left open, open-page policy, or closed immediately, close-page policy, after the row has been accessed. The appropriate choice for a particular access can reduce the average memory latency. However, since application access patterns change at run time, static page policies cannot guarantee to deliver optimum execution time. Hybrid page policies have been investigated as a means of covering these dynamic scenarios and are now implemented in state-of-the-art processors. Hybrid page policies switch between open-page and close-page policies while the application is running, by monitoring the access pattern of row hits/conflicts and predicting future behavior. Unfortunately, as the size of DRAM memory increases, fine-grain tracking and analysis of memory access patterns does not remain practical. We propose a compact memory address-based encoding technique which can improve or maintain the performance of DRAMs page closure predictors while reducing the hardware overhead in comparison with state-of-the-art techniques. As a case study, we integrate our technique, HAPPY, with a state-of-the-art Intel-adaptive monitor (e.g. part of the Intel Xeon X5650) and a traditional Hybrid page policy. We evaluate them across 70 memory intensive workload mixes consisting of single-thread and multi-thread applications. The experimental results show that using the HAPPY encoding applied to the Intel-adaptive page closure policy can reduce the hardware overhead by 5x for the evaluated 64 GB memory (up to 40× for a 512 GB memory) while maintaining the prediction accuracy.

[1]  David W. Nellans,et al.  Prediction Based DRAM Row-Buffer Management in the Many-Core Era , 2011, 2011 International Conference on Parallel Architectures and Compilation Techniques.

[2]  Brent Keeth,et al.  Dram Circuit Design: Fundamental High-Speed Topics , 2008 .

[3]  Kaivalya M. Dixit,et al.  The SPEC benchmarks , 1991, Parallel Comput..

[4]  V.V. Stankovic,et al.  DRAM Controller with a Close-Page Predictor , 2005, EUROCON 2005 - The International Conference on "Computer as a Tool".

[5]  Zhao Zhang,et al.  A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality , 2000, MICRO 33.

[6]  Gavin Brown,et al.  Ensemble Learning , 2010, Encyclopedia of Machine Learning and Data Mining.

[7]  Vladimir V. Stankovic,et al.  Access Latency Reduction in Contemporary DRAM Memories , 2004 .

[8]  Feng Lin,et al.  DRAM Circuit Design: Fundamental and High-Speed Topics , 2007 .

[9]  Zhiyong Liu,et al.  Processor Directed Dynamic Page Policy , 2006, Asia-Pacific Computer Systems Architecture Conference.

[10]  Mendel Rosenblum,et al.  Fast crash recovery in RAMCloud , 2011, SOSP.

[11]  Nikunj C. Oza,et al.  Online Ensemble Learning , 2000, AAAI/IAAI.

[12]  Lizy Kurian John,et al.  Minimalist open-page: A DRAM page-mode scheduling policy for the many-core era , 2011, 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[13]  V.V. Stankovic,et al.  DRAM Controller with a Complete Predictor: Preliminary Results , 2005, TELSIKS 2005 - 2005 uth International Conference on Telecommunication in ModernSatellite, Cable and Broadcasting Services.

[14]  Kai Li,et al.  The PARSEC benchmark suite: Characterization and architectural implications , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).

[15]  Matthew Blackmore,et al.  A Quantitative Analysis of Memory Controller Page Policies , 2013 .

[16]  Reinhard C. Schumann,et al.  Design of the 21174 Memory Controller for DIGITAL Personal Workstations , 1997, Digit. Tech. J..

[17]  Seiji Miura,et al.  A dynamic-SDRAM-mode-control scheme for low-power systems with a 32-bit RISC CPU , 2001, ISLPED '01.

[18]  Parag Agrawal,et al.  The case for RAMClouds: scalable high-performance storage entirely in DRAM , 2010, OPSR.

[19]  Bruce Jacob,et al.  Memory Systems: Cache, DRAM, Disk , 2007 .

[20]  Ying Xu,et al.  Prediction in Dynamic SDRAM Controller Policies , 2009, SAMOS.

[21]  In-Cheol Park,et al.  History-based memory mode prediction for improving memory performance , 2002, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[22]  Donald Yeung,et al.  BioBench: A Benchmark Suite of Bioinformatics Applications , 2005, IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005..

[23]  Kiyoo Itoh,et al.  Vlsi Memory Chip Design , 2006 .

[24]  Shuming Chen,et al.  A DRAM Precharge Policy Based on Address Analysis , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[25]  Seth H. Pugsley,et al.  USIMM : the Utah SImulated Memory Module , 2012 .