Efficient Thermal Aware Placement Approach Integrated with 3D DCT Placement Algorithm
暂无分享,去创建一个
[1] M. Turowski,et al. Fast, automated thermal simulation of three-dimensional integrated circuits , 2004, The Ninth Intersociety Conference on Thermal and Thermomechanical Phenomena In Electronic Systems (IEEE Cat. No.04CH37543).
[2] C. Recke,et al. Timing- and thermal-oriented placement for multi-chip modules , 1993, Sixth Annual IEEE International ASIC Conference and Exhibit.
[3] Sachin Sapatnekar,et al. Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach , 2003, ICCAD 2003.
[4] Jason Cong,et al. A thermal-driven floorplanning algorithm for 3D ICs , 2004, ICCAD 2004.
[5] Jason Cong,et al. Thermal-Aware 3D IC Placement Via Transformation , 2007, 2007 Asia and South Pacific Design Automation Conference.
[6] Sung-Mo Kang,et al. Cell-level placement for improving substrate thermal distribution , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Jang-Kyo Kim,et al. Three-dimensional packaging for multi-chip module with through-the-silicon via hole , 2003, Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003).
[8] Qiang Zhou,et al. Unified Quadratic Programming Approach For 3-D Mixed Mode Placement , 2007, 2007 IEEE International Symposium on Circuits and Systems.