Case Study on Speed Failure Causes in a Microprocessor

In this article, we identify the underlying speed paths and perform a detailed analysis on the effects of multiple input switching, cross-coupling noise, and localized voltage drop on microprocessor. We employ cycle-wise clock shrinks on a tester combined with a CAD methodology to unintrusively identify and analyze these speed paths. Understanding the causes of speed failures can help designers make better power and performance tradeoffs.

[1]  Chandramouli V. Kashyap,et al.  Silicon Speedpath Measurement and Feedback into EDA flows , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[2]  Andrew B. Kahng,et al.  On switch factor based analysis of coupled RC interconnects , 2000, Proceedings 37th Design Automation Conference.

[3]  David Blaauw,et al.  Statistical gate delay model considering multiple input switching , 2004, Proceedings. 41st Design Automation Conference, 2004..

[4]  Ken Tseng,et al.  A robust cell-level crosstalk delay change analysis , 2004, ICCAD 2004.

[5]  Tom Chen,et al.  Gate delay modeling with multiple input switching for static (statistical) timing analysis , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[6]  Sanjay Pant,et al.  Power Grid Physics and Implications for CAD , 2007, IEEE Design & Test of Computers.