A systolic-array architecture for real-time implementation of M number of independent 2D IIR spatio-temporal frequency-planar beam filters is proposed. The proposed architecture enables M time-multiplexed beam filters to be implemented on hardware using the arithmetic circuit real-estate required for a single beam filter. The architecture is a building block for highly-selective 2D IIR spatio-temporal fan filter banks for real-time broadband plane-wave fan filtering applications in ultrasonic imaging, intermediate-frequency (IF) digital beamforming, directional audio, and sonar imaging. A prototype of the systolic-array for M=4 beam filters is demonstrated using FPGA circuit implementations having W-bit (W=13,14,...,17) finite-precision arithmetic circuits, and is shown to operate in real-time at up to FCLK= 125 MHz on a single Xilinx Virtex-4 sx35 10ff668 device.
[1]
Leonard T. Bruton,et al.
Three-dimensional cone filter banks
,
2003
.
[2]
Keshab K. Parhi,et al.
Concurrent architectures for two-dimensional recursive digital filtering
,
1989
.
[3]
Maher A. Sid-Ahmed.
A systolic realization for 2-D digital filters
,
1989,
IEEE Trans. Acoust. Speech Signal Process..
[4]
Keshab K. Parhi,et al.
VLSI digital signal processing systems
,
1999
.
[5]
Leonard T. Bruton,et al.
Practical-BIBO stability of n-dimensional discrete systems
,
1983
.
[6]
Leonard T. Bruton,et al.
Highly selective three-dimensional recursive beam filters using intersecting resonant planes
,
1983
.