Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement
暂无分享,去创建一个
Yiran Chen | Xiaoxia Wu | Yuan Xie | Guangyu Sun | Hai Li | Xiangyu Dong | Yiran Chen | Hai Helen Li | Guangyu Sun | Xiangyu Dong | Yuan Xie | Xiaoxia Wu
[1] Lei Jiang,et al. Die Stacking (3D) Microarchitecture , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).
[2] M. Hosomi,et al. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[3] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[4] Doug Burger,et al. Assessment of MRAM Technology Characteristics and Architectures , 2001 .
[5] Yu Lu,et al. Memories of tomorrow , 2002 .
[6] John K. DeBrosse,et al. Design considerations for MRAM , 2006, IBM J. Res. Dev..
[7] E. Belhaire,et al. Macro-model of Spin-Transfer Torque based Magnetic Tunnel Junction device for hybrid Magnetic-CMOS design , 2006, 2006 IEEE International Behavioral Modeling and Simulation Workshop.
[8] Doug Burger,et al. On-chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories , 2004 .
[9] Kaustav Banerjee,et al. A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[10] Yuan Xie,et al. Design space exploration for 3D architectures , 2006, JETC.
[11] Kevin Krewell. Alpha EV7 Processor: A High- Performance Tradition Continues , 2002 .
[12] Shoji Ikeda,et al. 2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[13] Martin Burtscher,et al. Bridging the processor-memory performance gap with 3D IC technology , 2005, IEEE Design & Test of Computers.
[14] David R. Hanson,et al. Vertically-Folded Bitline Architecture , 2001 .