NTSC/PAL/SECAM digital video decoder with high-precision resamplers

This paper presents architecture of an all-digital multistandard video decoder that uses a single crystal oscillator of fixed frequency. The proposed digital video decoder requires no analog component and is based on a fully synchronous design. Resampling schemes that create line-locked sampling and burst-locked sampling are described. Phase jitter of 1 ns or less is achieved using 27 MHz clock, and 3-D (3-dimensional) Y/C separation becomes feasible in the free-running clock system. High-precision digital phase-locked loops and fractional delay filters implement resampling of video data, which eliminate the need for analog PLLs that generate clocks locked to input video.

[1]  Yen-Ting Chen,et al.  New method for the implementation of an NTSC digital video decoder , 2002, IEEE Trans. Consumer Electron..

[2]  Takahiko Fukinuki,et al.  A Motion-Adaptive High-Definition Converter for NTSC Color TV Signals , 1984 .

[3]  Giovanni Fausto Andreotti,et al.  Clock recovery and reconstruction of PAL pictures for MPEG coded streams transported over ATM networks , 1995, IEEE Trans. Circuits Syst. Video Technol..

[4]  H.-J. Desor Single-chip video processing system , 1991 .

[5]  Masaaki Fujita,et al.  Digital signal processing for improved NTSC television receiver , 1989 .

[6]  H. Harada,et al.  A practical IDTV system improving picture quality for nonstandard TV signals , 1988 .

[7]  R. Lares,et al.  Sync signal processing for asynchronously sampled video signals , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[8]  Hiroshi Ito,et al.  Improvement of Picture Quality for NTSC and PAL Systems by Digital Signal Processing , 1985, IEEE Transactions on Consumer Electronics.

[9]  K. Hara,et al.  A new single chip LSI for an NTSC CTV signal processing , 1989 .

[10]  Alan V. Oppenheim,et al.  Discrete-time Signal Processing. Vol.2 , 2001 .

[11]  Marko Hahn,et al.  System-on-silicon for 100 Hz TV: new concepts qualified for highest integration , 2000, 2000 Digest of Technical Papers. International Conference on Consumer Electronics. Nineteenth in the Series (Cat. No.00CH37102).

[12]  N. Tahara,et al.  A single-chip CMOS analog/digital mixed NTSC decoder , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[13]  E.R. Campbell,et al.  Full CMOS Video Line-locked Phase-locked Loop System , 1993, IEEE 1993 International Conference on Consumer Electronics Digest of Technical Papers.

[14]  Maik Brett,et al.  High performance picture-in-picture (PIP) IC using embedded DRAM technology , 1999, 1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277).