Inductive coupling effects in large TSV arrays

The effects of inductive coupling among TSVs within large TSV arrays are investigated in this paper. A comparison of the equivalent inductance of a paired TSV model and arrayed TSV macromodel is presented for three TSV distribution topologies, grouped, lined, and uniform, within the power network. Modified closed-form expressions are proposed to determine the equivalent inductance of a TSV in these large TSV arrays. Simulation results show that this method achieves hundred times speed improvement as compared to an electromagnetic field solver while maintaining accuracy within 7%.

[1]  Joungho Kim,et al.  Slow wave and dielectric quasi-TEM modes of Metal-Insulator-Semiconductor (MIS) structure Through Silicon Via (TSV) in signal propagation and power delivery in 3D chip package , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[2]  Joungho Kim,et al.  Electrical characterization of trough silicon via (TSV) depending on structural and material parameters based on 3D full wave simulation , 2007, 2007 International Conference on Electronic Materials and Packaging.

[3]  Jun Fan,et al.  Modeling and Application of Multi-Port TSV Networks in 3-D IC , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  R. Suaya,et al.  Compact AC Modeling and Performance Analysis of Through-Silicon Vias in 3-D ICs , 2010, IEEE Transactions on Electron Devices.

[5]  E. Friedman,et al.  Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance , 2009, IEEE Transactions on Electron Devices.

[6]  Zheng Xu,et al.  Through-Strata-Via (TSV) Parasitics and Wideband Modeling for Three-Dimensional Integration/Packaging , 2011, IEEE Electron Device Letters.

[7]  Eby G. Friedman,et al.  Power Distribution Networks with On-Chip Decoupling Capacitors , 2007 .

[8]  Taigon Song,et al.  PDN Impedance Modeling and Analysis of 3D TSV IC by Using Proposed P/G TSV Array Model Based on Separated P/G TSV and Chip-PDN Models , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[9]  Nanning Zheng,et al.  3D DRAM Design and Application to 3D Multicore Systems , 2009, IEEE Design & Test of Computers.

[10]  Eby G. Friedman,et al.  Three-dimensional Integrated Circuit Design , 2008 .

[11]  Eby G. Friedman,et al.  Inductive properties of high-performance power distribution grids , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Renatas Jakushokas,et al.  Noise Issues in On-Chip Power Distribution Networks , 2011 .

[13]  Pascal Ancey,et al.  Modelling of Through Silicon Via RF performance and impact on signal transmission in 3D integrated circuits , 2009, 2009 IEEE International Conference on 3D System Integration.

[14]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.