Array architectures for iterative algorithms

Regular mesh-connected arrays are shown to be isomorphic to a class of so-called regular iterative algorithms. For a wide variety of problems it is shown how to obtain appropriate iterative algorithms and then how to translate these algorithms into arrays in a systematic fashion. Several "systolic" arrays presented in the literature are shown to be specific cases of the variety of architectures that can be derived by the techniques presented here. These include arrays for Fourier Transform, Matrix Multiplication, and Sorting.

[1]  Thomas Kailath,et al.  Design framework for systolic-type arrays , 1984, ICASSP.

[2]  David P. Helmbold,et al.  Fast scheduling algorithms on parallel computers , 1984 .

[3]  Uri C. Weiser,et al.  Towards a Formal Treatment of VLSI Arrays , 1981 .

[4]  Thomas Kailath,et al.  Mesh-connected processor arrays for the transitive closure problem , 1985, 1985 24th IEEE Conference on Decision and Control.

[5]  Don Heller.  Decomposition Of Recursive Filters For Linear Systolic Arrays , 1983, Optics & Photonics.

[6]  T. Kailath,et al.  VLSI arrays for digital signal processing:Part I-A model identification approach to digital filter realizations , 1985 .

[7]  H. J. Whitehouse,et al.  Problem Adaptation To Systolic Arrays , 1982, Optics & Photonics.

[8]  Thomas Kailath,et al.  A Study of Pipelining in Computing Arrays , 1986, IEEE Transactions on Computers.

[9]  Howard B. Demuth.  Electronic Data Sorting , 1985, IEEE Transactions on Computers.

[10]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[11]  Patrice Quinton,et al.  The systematic design of systolic arrays , 1987 .

[12]  Sun-Yuan Kung.  VLSI Array Processor for Signal Processing. , 1982 .

[13]  Richard M. Karp,et al.  The Organization of Computations for Uniform Recurrence Equations , 1967, JACM.

[14]  H. Kung,et al.  An algebra for VLSI algorithm design , 1983 .

[15]  Peter R. Cappello,et al.  Unifying VLSI Array Designs with Geometric Transformations , 1983, International Conference on Parallel Processing.

[16]  D.I. Moldovan,et al.  On the design of algorithms for VLSI systolic arrays , 1983, Proceedings of the IEEE.

[17]  Thomas Kailath,et al.  Regular iterative algorithms and their implementation on processor arrays , 1988, Proc. IEEE.

[18]  Frederick S. Hillier,et al.  Introduction to Operations Research (3rd ed.). , 1982 .

[19]  Sailesh K. Rao,et al.  What is a Systolic Algorithm? , 1986, Photonics West - Lasers and Applications in Science and Engineering.

[20]  H. T. Kung.  Let's Design Algorithms for VLSI Systems , 1979 .

[21]  Oscar H. Ibarra,et al.  Designing Systolic Algorithms Using Sequential Machines , 1984, FOCS.

[22]  Thomas Kailath,et al.  On hardware description from block diagrams , 1984, ICASSP.

[23]  I. V. Ramakrishnan,et al.  On Mapping Homogeneous Graphs on a Linear Array-Processor Model , 1983, ICPP.

[24]  J. M. Jover,et al.  On the Analysis of Synchronous Computing Arrays , 1986 .

[25]  Sun-Yuan Kung,et al.  On supercomputing with systolic/wavefront array processors , 1984 .