Fabrication and Circuit Modeling of NMOS Inverter Based on Quantum Dot Gate Field-Effect Transistors

This paper presents the fabrication of a negative-channel metal–oxide–semiconductor (NMOS) inverter based on quantum dot gate field-effect transistors (QDG-FETs). A QDG-FET produces one intermediate state in its transfer characteristic. NMOS inverters based on a QDG-FET produce three states in their transfer characteristic. The generation of the third state in the inverter characteristic makes this a promising circuit element for multivalued logic implementation. A circuit simulation result based on the Berkley simulation (BSIM) circuit model of the QDG-FET is also presented in this paper, predicting the fabricated device characteristic.

[1]  S. Kang,et al.  A MODFET-based optoelectronic integrated circuit receiver for optical interconnects , 1993 .

[2]  R. Kiehl,et al.  Resonant tunneling transistor with quantum well base and high‐energy injection: A new negative differential resistance device , 1985 .

[3]  M. Reed,et al.  Pseudomorphic bipolar quantum resonant-tunneling transistor , 1989 .

[4]  S. Gottwald.  A Treatise on Many-Valued Logics , 2001 .

[5]  Andreas Antoniou,et al.  Low power dissipation MOS ternary logic family , 1984 .

[6]  T. Okuda,et al.  A four-level storage 4-Gb DRAM , 1997, IEEE J. Solid State Circuits.

[7]  Shun Lien Chuang,et al.  Efficient quantum well to quantum dot tunneling: Analytical solutions , 2002 .

[8]  Jung-Hui Tsai.  High-performance AlInAs/GaInAs δ-doped HEMT with negative differential resistance switch for logic application , 2004 .

[9]  A. Förster,et al.  Resonant tunneling diodes: The effect of structural properties on their performance , 1994 .

[10]  Fotios Papadimitrakopoulos,et al.  Self-Assembled Nanosilicon/Siloxane Composite Films , 1999 .

[11]  Takao Waho,et al.  Resonant-tunneling diode and HEMT logic circuits with multiple thresholds and multilevel output , 1998, IEEE J. Solid State Circuits.

[12]  Wenli Huang,et al.  Modeling of nonvolatile floating gate quantum dot memory , 2004 .

[13]  Robert M. Weikle.  International Semiconductor Device Research Symposium , 2000 .

[14]  S. L. Hurst,et al.  9th International Symposium on Multiple-Valued Logic , 1978 .

[15]  Faquir C. Jain,et al.  Analysis of In0.52Al0.48As/In0.53Ga0.47As/InP quantum wire MODFETs employing coupled well channels , 1999 .

[16]  F. Jain,et al.  Nonvolatile Memories Using Quantum Dot (QD) Floating Gates Assembled on II–VI Tunnel Insulators , 2010 .

[17]  J. B. Boos,et al.  Observation of DC and microwave negative differential resistance in InAlAs/InGaAs/InP HEMTs , 1992 .

[18]  E. Heller,et al.  Novel Quantum Dot Gate FETs and Nonvolatile Memories Using Lattice-Matched II–VI Gate Insulators , 2009 .

[19]  A. Srivastava,et al.  Design and Implementation of a Low Power Ternary Full Adder , 1996, VLSI Design.

[21]  Ravi Shankar R. Velampati.  Quantum dot gate nonvolatile memory: Modeling and fabrication , 2007 .

[22]  S. M. Sohel Imtiaz,et al.  Performance of MODFET and MESFET, a comparative study including equivalent circuits using combined electromagnetic and solid-state simulator , 1998 .

[23]  Niamh Nic Daeid.  2011 Nanoelectronic Devices for Defense & Security (NANO-DDS) Conference Held in Brooklyn, New York on August 29-September 1, 2011. Technical Program and Abstract Digest , 2011 .

[24]  Jon T. Butler,et al.  Multiple-valued logic , 1995 .

[25]  K. M. Indlekofer,et al.  A vertical resonant tunneling transistor for application in digital logic circuits , 2001 .

[26]  Fotios Papadimitrakopoulos,et al.  Characterization of Mechanically Attrited Si/SiOx Nanoparticles and Their Self-Assembled Composite Films , 2002 .