论文信息 - A low-power 12.5 Gbps serial link transmitter ASIC for particle detectors in 65 nm CMOS

A low-power 12.5 Gbps serial link transmitter ASIC for particle detectors in 65 nm CMOS

This paper presents a 12.5 Gbps serial link transmitter application-specific integrated circuit (ASIC) designed in a 65-nm CMOS technology. The ASIC mainly includes an LC-VCO phase-locked-loop (PLL), a 16:1 serializer and a CML driver. Simulation results show that the PLL achieves a 7-to-14 GHz frequency tuning range and an RMS jitter of 0.4 pS. The serializer has a deterministic jitter of 9 pS and a programmable output swing from 200 mV to 1.0 V. The PLL and the serializer consumes 39.6 mW and 73 mW from a 1.2 V power supply, respectively.

[1] Jinghong Chen,et al. A 12 GHz low-jitter LC-VCO PLL in 130 nm CMOS , 2015 .

[2] Datao Gong,et al. SET Detection and Compensation and Its Application in PLL Design , 2015 .

[3] Sudipto Chakraborty,et al. A 12GHz 67% tuning range 0.37pS RJrms PLL with LC-VCO temperature compensation scheme in 0.13μm CMOS , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[4] M. Krohn,et al. Radiation tolerance of 65 nm CMOS transistors , 2015, 1501.05966.

[6] Ting Wu,et al. Architectural Comparison of Analog and Digital Duty Cycle Corrector for High Speed I/O Link , 2010, 2010 23rd International Conference on VLSI Design.

[7] F. Faccio,et al. Characterization of a commercial 65 nm CMOS technology for SLHC applications , 2012 .