A ReRAM-Based Nonvolatile Flip-Flop With Self-Write-Termination Scheme for Frequent-OFF Fast-Wake-Up Nonvolatile Processors
暂无分享,去创建一个
Meng-Fan Chang | Qi Wei | Huazhong Yang | Yongpan Liu | Ya-Chin King | Wei-Hao Chen | Yu Wang | Chieh-Pu Lo | Chien-Chen Lin | Kang-Lung Wang | Kuo-Hsiang Hsu | Zhibo Wang | Albert Lee | Fang Su | Kang L. Wang | Zhe Yuan | Hochul Lee | Chrong-Jung Lin | Pedram Khalili Amiri | Y. King | C. Lin | Yu Wang | Huazhong Yang | Yongpan Liu | Albert Lee | Chieh-Pu Lo | C. Lin | Wei-Hao Chen | Kuo-Hsiang Hsu | Zhibo Wang | Fang Su | Zhe Yuan | Qi Wei | Hochul Lee | P. Khalili Amiri | Meng-Fan Chang
[1] Y. Itoh,et al. A 76 mm/sup 2/ 8 Mb chain ferroelectric memory , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[2] Kinam Kim,et al. Fully logic compatible (1.6V Vcc, 2 additional FRAM masks) highly reliable sub 10F2 embedded FRAM with advanced direct via technology and robust 100 nm thick MOCVD PZT technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[3] Zheng Wang,et al. Nonvolatile SRAM Cell , 2006, 2006 International Electron Devices Meeting.
[4] Y. Inoue,et al. High Speed Unipolar Switching Resistance RAM (RRAM) Technology , 2006, 2006 International Electron Devices Meeting.
[5] Yusuke Shuto,et al. Nonvolatile SRAM (NV-SRAM) using functional MOSFET merged with resistive switching devices , 2009, 2009 IEEE Custom Integrated Circuits Conference.
[6] C. Lin,et al. High density and ultra small cell size of Contact ReRAM (CR-RAM) in 90nm CMOS logic technology and circuits , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[7] Daisuke Suzuki,et al. Fabrication of a nonvolatile lookup-table circuit chip using magneto/semiconductor-hybrid structure for an immediate-power-up field programmable gate array , 2009, 2009 Symposium on VLSI Circuits.
[8] Frederick T. Chen,et al. Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance , 2010, 2010 International Electron Devices Meeting.
[9] Meng-Fan Chang,et al. A low store energy, low VDDmin, nonvolatile 8T2R SRAM with 3D stacked RRAM devices for low power mobile applications , 2010, 2010 Symposium on VLSI Circuits.
[10] William Song,et al. Negative-resistance read and write schemes for STT-MRAM in 0.13µm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[11] Shoji Ikeda,et al. A 3.14 um2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture , 2012, 2012 Symposium on VLSI Circuits (VLSIC).
[12] G. Chen,et al. A 0.13µm 8Mb logic based CuxSiyO resistive memory with self-adaptive yield enhancement and operation power reduction , 2012, 2012 Symposium on VLSI Circuits (VLSIC).
[13] J. Shen,et al. First-ever high-performance, low-power 32-bit microcontrollers with embedded nanocrystal flash and enhanced EEPROM memories , 2012, 2012 IEEE International Conference on IC Design & Technology.
[14] Tuo-Hung Hou,et al. Statistical Model and Rapid Prediction of RRAM SET Speed–Disturb Dilemma , 2013, IEEE Transactions on Electron Devices.
[15] Chris H. Kim,et al. A Logic-Compatible Embedded Flash Memory for Zero-Standby Power System-on-Chips Featuring a Multi-Story High Voltage Switch and a Selective Refresh Scheme , 2013, IEEE Journal of Solid-State Circuits.
[16] Scott C. Lewis,et al. A 256-Mcell Phase-Change Memory Chip Operating at $2{+}$ Bit/Cell , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[17] Hugh P. McAdams,et al. An 8MHz 75µA/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD=0V with <400ns wakeup and sleep transitions , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[18] Meng-Fan Chang,et al. A Low-Voltage Bulk-Drain-Driven Read Scheme for Sub-0.5 V 4 Mb 65 nm Logic-Process Compatible Embedded Resistive RAM (ReRAM) Macro , 2013, IEEE Journal of Solid-State Circuits.
[19] Anantha Chandrakasan,et al. A 3.4pJ FeRAM-enabled D flip-flop in 0.13µm CMOS for nonvolatile processing in digital systems , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[20] Meng-Fan Chang,et al. ReRAM-based 4T2R nonvolatile TCAM with 7x NVM-stress reduction, and 4x improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.
[21] H. Hwang,et al. Effects of RESET Current Overshoot and Resistance State on Reliability of RRAM , 2014, IEEE Electron Device Letters.
[22] Tetsuo Endoh,et al. 10.5 A 90nm 20MHz fully nonvolatile microcontroller for standby-power-critical applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[23] Yajun Ha,et al. A Low Active Leakage and High Reliability Phase Change Memory (PCM) Based Non-Volatile FPGA Storage Element , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.
[24] Meng-Fan Chang,et al. 19.4 embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[25] W. C. Chien,et al. A Procedure to Reduce Cell Variation in Phase Change Memory for Improving Multi-Level-Cell Performances , 2015, 2015 IEEE International Memory Workshop (IMW).
[26] Edwin Hsing-Mean Sha,et al. Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[27] L. Goux,et al. Intrinsic Tailing of Resistive States Distributions in Amorphous HfOx and TaOx Based Resistive Random Access Memories , 2015, IEEE Electron Device Letters.
[28] Swaroop Ghosh,et al. MTJ-Based State Retentive Flip-Flop With Enhanced-Scan Capability to Sustain Sudden Power Failure , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.
[29] H. Noguchi,et al. MTJ-based "normally-off processors" with thermal stability factor engineered perpendicular MTJ, L2 cache based on 2T-2MTJ cell, L3 and last level cache based on 1T-1MTJ cell and novel error handling scheme , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).
[30] Meng-Fan Chang,et al. RRAM-based 7T1R nonvolatile SRAM with 2x reduction in store energy and 94x reduction in restore energy for frequent-off instant-on applications , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).
[31] Yusuke Shuto,et al. Comparative study of power-gating architectures for nonvolatile FinFET-SRAM using spintronics-based retention technology , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[32] Jang-Woo Ryu,et al. A Reliable 2T2MTJ Nonvolatile Static Gain Cell STT-MRAM With Self-Referencing Sensing Circuits for Embedded Memory Application , 2016, IEEE Transactions on Magnetics.
[33] Yu Wang,et al. 4.7 A 65nm ReRAM-enabled nonvolatile processor with 6× reduction in restore time and 4× higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[34] Yusuke Shuto,et al. New power-gating architectures using nonvolatile retention: Comparative study of nonvolatile power-gating (NVPG) and normally-off architectures for SRAM , 2016, 2016 International Conference on Microelectronic Test Structures (ICMTS).
[35] Meng-Fan Chang,et al. 7.4 A 256b-wordlength ReRAM-based TCAM with 1ns search-time and 14× improvement in wordlength-energyefficiency-density product using 2.5T1R cell , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).