Wireplanning in logic synthesis

In this paper, we propose a new logic synthesis methodology to deal with the increasing importance of the interconnect delay in deep submicron technologies. We first show that conventional logic synthesis techniques can produce circuits which will have long paths even if placed optimally. Then, we characterize the conditions under which this can happen and propose logic synthesis techniques which produce circuits which are "better" for placement. Our proposed approach still separates logic synthesis from physical design.

[1]  Tsutomu Sasao.  Multi-Level Logic Synthesis , 1999 .

[2]  Robert K. Brayton,et al.  Planning for performance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[3]  Robert K. Brayton,et al.  Hierarchical functional timing analysis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[4]  Jason Cong,et al.  Interconnect Performance Estimation Models For Synthesis And Design Planning , 1998 .

[5]  Narendra V. Shenoy,et al.  The future of logic synthesis and physical design in deep-submicron process geometries , 1997, ISPD '97.

[6]  Frank M. Johannes,et al.  Timing driven placement in interaction with netlist transformations , 1997, ISPD '97.

[7]  C. Scholl,et al.  Communication based FPGA synthesis for multi-output Boolean functions , 1995, Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair.

[8]  Massoud Pedram,et al.  Minimizing the Routing Cost During Logic Extraction , 1995, 32nd Design Automation Conference.

[9]  Massoud Pedram,et al.  Routability-Driven Fanout Optimization , 1993, 30th ACM/IEEE Design Automation Conference.

[10]  Kamal Chaudhary,et al.  RITUAL: a performance driven placement algorithm , 1992 .

[11]  Hamid Savoj,et al.  Don't cares in multi-level network optimization , 1992 .

[12]  Massoud Pedram,et al.  Layout driven logic restructuring/decomposition , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[13]  Massoud Pedram,et al.  Layout driven technology mapping , 1991, 28th ACM/IEEE Design Automation Conference.

[14]  Janusz Rajski,et al.  A method for concurrent decomposition and factorization of Boolean expressions , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.