Low-Power High-Linearity Switching Procedure for Charge-Redistribution SAR ADC

An energy-efficient capacitive switching scheme in successive approximation register (SAR) analogue-to-digital converter (ADC) is proposed for biomedical applications. With novel sequence initialization and by reducing the up-switching steps during the A/D conversion, the average switching energy of this proposed procedure is reduced by over 98.7% compared with the conventional architecture after taking the parasitic capacitance into consideration. The number of capacitors in the proposed capacitor array is just 1/4 of that in the conventional switching scheme. Moreover, behavioral simulation performed in MATLAB for the 10-bit SAR ADC shows that the linearity performance of this proposed switching scheme is much better than that of previous architectures.

[1]  Yvonne Y. H. Lam,et al.  Low-energy and area-efficient tri-level switching scheme for SAR ADC , 2012 .

[2]  Ameya Bhide,et al.  A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-$\mu$m CMOS for Medical Implant Devices , 2012, IEEE Journal of Solid-State Circuits.

[3]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[4]  Zhangming Zhu,et al.  A 0.5-V 1.3-µW Analog Front-End CMOS Circuit. , 2016 .

[5]  Brian P. Ginsburg,et al.  An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[6]  Xingyuan Tong,et al.  98.8% switching energy reduction in SAR ADC for bioelectronics application , 2015 .

[7]  Andrea L. Lacaita,et al.  An efficient tool for the assisted design of SAR ADCs capacitive DACs , 2016, Integr..

[8]  Zhangming Zhu,et al.  V CM -based monotonic capacitor switching scheme for SAR ADC , 2013 .

[9]  Yong Lian,et al.  A 1V 22µW 32-channel implantable EEG recording IC , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[10]  Maliang Liu,et al.  A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS/s Power Scalable SAR ADC in 0.18 $\mu{\rm m}$ CMOS , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[12]  Maysam Ghovanloo,et al.  Energy-efficient switching scheme in SAR ADC for biomedical electronics , 2015 .

[13]  Wouter A. Serdijn,et al.  Analysis of Power Consumption and Linearity in Capacitive Digital-to-Analog Converters Used in Successive Approximation ADCs , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Xicai Yue,et al.  Determining the reliable minimum unit capacitance for the DAC capacitor array of SAR ADCs , 2013, Microelectron. J..

[15]  Zhangming Zhu,et al.  A 0.5-V 1.3- $\mu\text{W}$ Analog Front-End CMOS Circuit , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Nan Sun,et al.  SAR ADC architecture with 98% reduction in switching energy over conventional scheme , 2013 .