Reliability characterization of advanced CMOS image sensor (CIS) with 3D stack and in-pixel DTI

Due to the advancement of CMOS image sensors (CIS), camera module on the mobile platform has paved way for very high quality photos and video shooting capability. In order to improve picture quality, the CIS technology has been also scaling aggressively to provide more Mega-Pixels (MP) but it also must be less susceptible and immune to noise sources, particle and defect-free, and highly reliable. In this report, we'll discuss the reliability characterization done on the 3D stack sensor with in-pixel DTI. By optimization of both process and design, noise immune and very high quality advanced CIS products have been successfully qualified and manufactured for volume production.

[1]  Tae-Chan Kim,et al.  Advanced image sensor technology for pixel scaling down toward 1.0µm (Invited) , 2008, 2008 IEEE International Electron Devices Meeting.

[2]  S. Iwabuchi,et al.  A Back-Illuminated High-Sensitivity Small-Pixel Color CMOS Image Sensor with Flexible Layout of Metal Wiring , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  S. Pae,et al.  New observations on the random telegraph noise induced Vth variation in nano-scale MOSFETs , 2014, 2014 IEEE International Reliability Physics Symposium.

[4]  C. Prasad,et al.  Gate dielectric TDDB characterizations of advanced High-k and metal-gate CMOS logic transistor technology , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[5]  Shang-Fu Yeh,et al.  Statistical Analysis of the Random Telegraph Noise in a 1.1 μm Pixel, 8.3 MP CMOS Image Sensor Using On-Chip Time Constant Extraction Method † , 2017, Sensors.

[6]  Hiroshi Takahashi,et al.  A 1/4-inch 8Mpixel back-illuminated stacked CMOS image sensor , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  Sungho Choi,et al.  An all pixel PDAF CMOS image sensor with 0.64μmx1.28μm photodiode separated by self-aligned in-pixel deep trench isolation for high AF performance , 2017, 2017 Symposium on VLSI Technology.

[8]  H. J. Kim,et al.  Considering physical mechanisms and geometry dependencies in 14nm FinFET circuit aging and product validations , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).