论文信息 - Dual-tree error compensation for high performance fixed-width multipliers

Dual-tree error compensation for high performance fixed-width multipliers

In this paper, a new error-compensation network for fixed-width multipliers is proposed. The error-compensation block is composed of two summation trees which are optimally chosen in order to minimize either the mean-square error or the maximum absolute error. The new technique substantially improves error performances with respect to previously proposed approaches. Simulation results show that new fixed-width multipliers exhibit significant improvements both in propagation delay and in power dissipation with respect to previous solutions.

Davide De Caro | Nicola Petra | Antonio G. M. Strollo

[1] Jer Min Jou,et al. The design of an adaptive on-line binary arithmetic-coding chip , 1998 .

[2] A.G.M. Strollo,et al. Direct digital frequency synthesizers using first–order polynomial Chebyshev approximation , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[3] Andreas Antoniou,et al. Area-efficient multipliers for digital signal processing applications , 1996 .

[4] Jer Min Jou,et al. Design of low-error fixed-width multiplier for DSP applications , 1997 .

[5] Y. C. Lim,et al. Single-Precision Multiplier with Reduced Circuit Complexity for Signal Processing Applications , 1992, IEEE Trans. Computers.

[6] Behrooz Parhami,et al. Computer arithmetic - algorithms and hardware designs , 1999 .

[7] Jer Min Jou,et al. Design of low-error fixed-width multipliers for DSP applications , 1999 .

[8] Jarkko Niittylahti,et al. A hardware efficient direct digital frequency synthesizer , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[9] Lan-Da Van,et al. Design of the lower error fixed-width multiplier and its application , 2000 .

[10] Vojin G. Oklobdzija,et al. A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach , 1996, IEEE Trans. Computers.