A simulation tool for dynamically reconfigurable field programmable gate arrays

The emergence of static memory-based field programmable gate arrays (FPGAs) that are capable of being dynamically reconfigured, i.e., partially reconfigured while active, has initiated research into new methods of digital systems synthesis. At present, however, there are virtually no specific CAD tools to support the design and investigation of digital systems using dynamic reconfiguration. This paper reports on an investigation of new CAD tools and the development of a new simulation technique, called dynamic circuit switching (DCS), for dynamically reconfigurable systems. The principles of DCS are presented and examples of its application are described.

[1]  Patrick Lysaght,et al.  Implementation of Adaptive Signal Processing Architectures Based on Dynamically Reconfigurable FPGAs , 1994 .

[2]  Demessie Girma,et al.  Artificial Neural Network Implementation on a Fine-Grained FPGA , 1994, FPL.

[3]  Brad L. Hutchings,et al.  A dynamic instruction set computer , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[4]  Bradly K. Fawcett.  Applications of reconfigurable logic , 1994 .

[5]  P. Asthana.  Jumping the technology s-curve , 1995 .

[6]  Alberto L. Sangiovanni-Vincentelli.  Some Considerations on Field-Programmable Gate Arrays and Their Impact on System Design , 1992, FPL.

[7]  D. V. Pryor,et al.  Text searching on Splash 2 , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[8]  John Dunlop,et al.  Dynamic reconfiguration of FPGAs , 1994 .

[9]  Eduardo Sanchez,et al.  Spyder: a reconfigurable VLIW processor using FPGAs , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[10]  Thomas Andrew Kean.  Configurable logic : a dynamically programmable cellular architecture and its VLSI implementation , 1988 .

[11]  P. W. Foulk.  Data-folding in SRAM configurable FPGAs , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[12]  Maya Gokhale,et al.  Automatic Synthesis of Parallel Programs Targeted to Dynamically Reconfigurable Logic Arrays , 1995, FPL.

[13]  B. Achiriloaie,et al.  VI REFERENCES , 1961 .

[14]  Martin Turner,et al.  An FPGA-based hardware accelerator for image processing , 1994 .

[15]  S. Casselman.  Virtual computing and the Virtual Computer , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[16]  Steven A. Guccione,et al.  Neural network implementation using reconfigurable architectures , 1994 .

[17]  Anant Agarwal,et al.  Virtual wires: overcoming pin limitations in FPGA-based logic emulators , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[18]  John Gray,et al.  Use of Reconfigurability in Variable-Length Code Detection at Video Rates , 1995, FPL.