An electrical test method for quality detecting of wafer level eutectic bonding

As the costs of packaging and testing account for a substantial portion of microelectromechanical system (MEMS) devices, an effective and convenient characterization method is urgent to be investigated to lower the cost. In this paper, an electrical test method was utilized, and the test key used for a four-probe current-voltage test was designed to monitor the quality of the AuSn eutectic bonding. The electrical test can directly detect whether or not voids existed in the bonding layer. The difference in alloy state, for example, the existence of the (Au, Ni) 3Sn2 phase confirmed by the scanning electron microscope and energy dispersive x-ray spectroscopy test, can also be reflected by resistivity variation. The electrical test can be implemented automatically and conveniently unlike other characterization methods. Therefore, it is suitable to be applied in quality inspection in industrial production.

[1]  Toshihiro Itoh,et al.  Reliability of Au bump-Cu direct interconnections fabricated by means of surface activated bonding method , 2003, Microelectron. Reliab..

[2]  Chin C. Lee,et al.  Fluxless wafer bonding with Sn-rich Sn-Au dual-layer structure , 2006 .

[3]  Tayfun Akin,et al.  Wafer level hermetic sealing of MEMS devices with vertical feedthroughs using anodic bonding , 2015 .

[4]  Cheng-Ta Ko,et al.  Wafer-level bonding/stacking technology for 3D integration , 2010, Microelectron. Reliab..

[5]  C. Hierold,et al.  Wafer-level bonding and direct electrical interconnection of stacked 3D MEMS by a hybrid low temperature process , 2011 .

[6]  H. Okamoto.  Au-sn (gold-tin) , 1993 .

[7]  S. Jung,et al.  Investigation of interfacial reaction between Au-Sn solder and Kovar for hermetic sealing application , 2007 .

[8]  Yong Kook Kim,et al.  Low temperature epoxy bonding for wafer level MEMS packaging , 2008 .

[9]  Chengkuo Lee,et al.  Characterization of intermediate In/Ag layers of low temperature fluxless solder based wafer bonding for MEMS packaging , 2009 .

[10]  N. D. de Rooij,et al.  Low-temperature thin-film indium bonding for reliable wafer-level hermetic MEMS packaging , 2013 .

[11]  Douglas Ray Sparks,et al.  Wafer-to-wafer bonding of nonplanarized MEMS surfaces using solder , 2001 .

[12]  A. Shkel,et al.  Fluxless silicon-to-alumina bonding using electroplated Au–Sn–Au structure at eutectic composition , 2007 .

[13]  Chun-Kai Liu,et al.  Au–Sn bonding material for the assembly of power integrated circuit module , 2016 .

[14]  A. Kjekshus,et al.  The Ternary System Au–Ni–Sn , 1996 .

[15]  Reza Abdolvand,et al.  An advanced reactive ion etching process for very high aspect-ratio sub-micron wide trenches in silicon , 2008 .

[16]  K. Schjølberg-Henriksen,et al.  Wafer-level Au–Au bonding in the 350–450 °C temperature range , 2014 .

[17]  Jin Jang,et al.  Glass-to-glass electrostatic bonding with intermediate amorphous silicon film for vacuum packaging of microelectronics and its application , 2001 .

[18]  Tayfun Akin,et al.  A Method of Fabricating Vacuum Packages with Vertical Feedthroughs in a Wafer Level Anodic Bonding Process , 2014 .

[19]  Weileun Fang,et al.  Implementation of three-dimensional SOI-MEMS wafer-level packaging using through-wafer interconnections , 2007 .

[20]  Y. Chan,et al.  Growth kinetics of the Cu3Sn phase and void formation of sub-micrometre solder layers in Sn–Cu binary and Cu–Sn–Cu sandwich structures , 2013 .

[21]  K. Schjølberg-Henriksen,et al.  Impact of SiO2 on Al–Al thermocompression wafer bonding , 2015 .

[22]  Qiang Yu,et al.  Nanoindentation study on micromechanical behaviors of Au–Ni–Sn intermetallic layers in Au–20Sn/Ni solder joints , 2016 .

[23]  Qi Liu,et al.  Eutectic and solid-state wafer bonding of silicon with gold , 2012 .