Nonvolatile Logic-in-Memory LSI Using Cycle-Based Power Gating and its Application to Motion-Vector Prediction

A magnetic tunnel junction (MTJ)-based logic-in-memory hardware accelerator LSI with cycle-based power gating is fabricated using a 90 nm MTJ/MOS process on a 300 mm wafer fabrication line for practical-scale, fully parallel motion-vector prediction, without wasted power dissipation. The proposed nonvolatile LSI is designed by establishing an automated design environment with MTJ-based logic-circuit IPs and peripheral assistant tools, as well as a precise MTJ device model produced by the fabricated test chips. Through the measurement results of the fabricated LSI, this study shows both the impact of the power-gating technique in a fine temporal granularity utilizing the non-volatility of the MTJ device and the effectiveness of the established automated design environment for designing random logic LSI using nonvolatile logic-in-memory.

[1]  E. Belhaire,et al.  Macro-model of Spin-Transfer Torque based Magnetic Tunnel Junction device for hybrid Magnetic-CMOS design , 2006, 2006 IEEE International Behavioral Modeling and Simulation Workshop.

[2]  T. Ohsawa,et al.  A 1.5nsec/2.1nsec random read/write cycle 1Mb STT-RAM using 6T2MTJ cell with background write for nonvolatile e-memories , 2013, 2013 Symposium on VLSI Technology.

[3]  H. Ohno,et al.  Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions , 2012 .

[4]  Shoji Ikeda,et al.  Design and Fabrication of a One-Transistor/One-Resistor Nonvolatile Binary Content-Addressable Memory Using Perpendicular Magnetic Tunnel Junction Devices with a Fine-Grained Power-Gating Scheme , 2011 .

[5]  Takahiro Hanyu,et al.  A 71%-Area-Reduced Six-Input Nonvolatile Lookup-Table Circuit Using a Three-Terminal Magnetic-Tunnel-Junction-Based Single-Ended Structure , 2013 .

[6]  Shoji Ikeda,et al.  Standby-Power-Free Compact Ternary Content-Addressable Memory Cell Chip Using Magnetic Tunnel Junction Devices , 2009 .

[7]  Yu-Nan Pan,et al.  High Efficiency Architecture Design of Real-Time QFHD for H.264/AVC Fast Block Motion Estimation , 2011, IEEE Transactions on Circuits and Systems for Video Technology.

[8]  T. Endoh,et al.  Spintronics primitive gate with high error correction efficiency 6(Perror)2 for logic-in memory architecture , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[9]  Takahiro Hanyu,et al.  MTJ/MOS-hybrid logic-circuit design flow for nonvolatile logic-in-memory LSI , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[10]  Farbod Ebrahimi,et al.  SPICE Macromodel of Spin-Torque-Transfer-Operated Magnetic Tunnel Junctions , 2010, IEEE Transactions on Electron Devices.

[11]  Takahiro Hanyu,et al.  Variation-resilient current-mode logic circuit design using MTJ devices , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[12]  Abbas El Gamal,et al.  Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory , 2012, 2012 IEEE International Solid-State Circuits Conference.

[13]  H. Ohno,et al.  A perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction. , 2010, Nature materials.

[14]  Seong-Ook Jung,et al.  A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Sanjukta Bhanja,et al.  Ultra-Low Power Hybrid CMOS-Magnetic Logic Architecture , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  H. Ohno,et al.  Comprehensive study of CoFeB-MgO magnetic tunnel junction characteristics with single- and double-interface scaling down to 1X nm , 2013, 2013 IEEE International Electron Devices Meeting.

[17]  H. Ohno,et al.  Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .

[18]  Takahiro Hanyu,et al.  Design of Process-Variation-Resilient Analog Basic Components Using Magnetic-Tunnel-Junction Devices , 2013, J. Multiple Valued Log. Soft Comput..

[19]  Daisuke Suzuki,et al.  Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[20]  Siegfried Selberherr,et al.  Novel MTJ-based shift register for non-volatile logic applications , 2013, 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[21]  H. Ohno,et al.  A 1 Mb Nonvolatile Embedded Memory Using 4T2MTJ Cell With 32 b Fine-Grained Power Gating Scheme , 2013, IEEE Journal of Solid-State Circuits.

[22]  T. Endoh,et al.  Fabrication of a 99%-energy-less nonvolatile multi-functional CAM chip using hierarchical power gating for a massively-parallel full-text-search engine , 2013, 2013 Symposium on VLSI Technology.

[23]  F. Ebrahimi,et al.  Magnetic Tunnel Junction-Based Spintronic Logic Units Operated by Spin Transfer Torque , 2012, IEEE Transactions on Nanotechnology.

[24]  H. Ohno,et al.  Magnetic Tunnel Junctions for Spintronic Memories and Beyond , 2007, IEEE Transactions on Electron Devices.

[25]  Lawrence T. Pileggi,et al.  mLogic: Ultra-low voltage non-volatile logic circuits using STT-MTJ devices , 2012, DAC Design Automation Conference 2012.

[26]  Takahiro Hanyu,et al.  Design of a Process-Variation-Aware Nonvolatile MTJ-Based Lookup-Table Circuit , 2010 .

[27]  H. Ohno,et al.  MgO/CoFeB/Ta/CoFeB/MgO Recording Structure in Magnetic Tunnel Junctions With Perpendicular Easy Axis , 2013, IEEE Transactions on Magnetics.

[28]  Shoji Ikeda,et al.  Fabrication of a magnetic tunnel junction-based 240-tile nonvolatile field-programmable gate array chip skipping wasted write operations for greedy power-reduced logic applications , 2013, IEICE Electron. Express.

[29]  T. Hanyu,et al.  Area-efficient LUT circuit design based on asymmetry of MTJ's current switching for a nonvolatile FPGA , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[30]  Alexander Kostrov,et al.  SPICE macro-model of magnetic tunnel nanostructure for digital applications and memory cells , 2010, 2010 Proceedings of VIth International Conference on Perspective Technologies and Methods in MEMS Design.

[31]  Hiroki Koike,et al.  High-speed simulator including accurate MTJ models for spintronics integrated circuit design , 2012, 2012 IEEE International Symposium on Circuits and Systems.