Evaluating one-hot encoding finite state machines for SEU reliability in SRAM-based FPGAs
暂无分享,去创建一个
[1] Anzhela Yu. Matrosova,et al. Totally Self-Checking FSM Design Based on Multilevel Synthesis Methods and FPGA Implemetation , 2001, IOLTW.
[2] Lorenzo Alvisi,et al. Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.
[3] G. R. Srinivasan. Modeling the cosmic-ray-induced soft-error rate in integrated circuits: An overview , 1996, IBM J. Res. Dev..
[4] Ilya Levin,et al. Totally Self-Checking FPGA-based FSM , 2001 .
[5] Nand Kumar,et al. Automated FSM Error Correction for Single Event Upsets , 2004 .
[6] Luigi Carro,et al. Designing fault tolerant systems into SRAM-based FPGAs , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[7] Lloyd W. Massengill,et al. Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .