An analysis of MIPS and SPARC instruction set utilization on the SPEC benchmarks