FPGA IMPLEMENTATION OF A DWT AND AES PROCESSOR FOR SECURE IMAGE CODING

With the fast growing of digital data exchange, security information becomes much important in data storage and transmission. Due to the increasing use of images in industrial process, it is essential to protect the confidential image data from unauthorized access. Better identification of which data is relevant to human perception at higher compression ratio is needed. In this DWT-AES processor a Reconfigurable Secure Image Coding is proposed. The prominent feature of this method is a partial encryption of key lengths of 128, 192 or 256 bits. Considerable Security level also mentioned. This paper presents the AES algorithm with regard to FPGA. However, linking these two designs to achieve secure image coding is leading.

[1]  Rajesh Mehra,et al.  HIGH SPEED AND AREA EFFICIENT 2D DWT PROCESSOR BASED IMAGE COMPRESSION , 2010 .

[2]  Mangesh S. Deshpande,et al.  FPGA implementation of AES encryption and decryption , 2009, 2009 International Conference on Control, Automation, Communication and Energy Conservation.

[3]  Gang Liu,et al.  A Selective Video Encryption Scheme for MPEG Compression Standard , 2006, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  Simon Heron,et al.  Encryption: Advanced Encryption Standard (AES) , 2009 .

[5]  Touradj Ebrahimi,et al.  A study of JPEG 2000 still image coding versus other standards , 2000, 2000 10th European Signal Processing Conference.

[6]  Klara Nahrstedt,et al.  Comparison of MPEG encryption algorithms , 1998, Comput. Graph..

[7]  Edward Grant,et al.  Passive sonar applications: target tracking and navigation of an autonomous robot , 2004, IEEE International Conference on Robotics and Automation, 2004. Proceedings. ICRA '04. 2004.

[8]  R. Tourki,et al.  DWT-AES Processor for a Reconfigurable Secure Image Coding , 2009 .

[9]  Dirk Fox,et al.  Advanced Encryption Standard (AES) , 1999, Datenschutz und Datensicherheit.

[10]  Melih Pazarci,et al.  A MPEG2-transparent scrambling technique , 2002, IEEE Trans. Consumer Electron..

[11]  Anass Mansouri,et al.  An Efficient VLSI Architecture and FPGA Implementation of High-Speed and Low Power 2-D DWT for (9, 7) Wavelet Filter , 2009 .