A HW/SW Co-Verification Technique for FPGA Test

Field programmable gate arrays (FPGAs) have wide and extensive applications in many areas. Due to programmable feature of FPGAs, faults of FPGAs can be easily tolerated if fault sites can be located. A hardware/software (HW/SW) co-verification technique for FPGA test is proposed in this paper. Taking advantage of flexibility and observability of software in conjunction with high-speed simulation of hardware, this technique is capable of testing each input/output block (IOB) and configurable logic block (CLB) of FPGA automatically, exhaustively and repeatedly. Fault cells of FPGA can be positioned automatically by the proposed approach. As a result, test efficiency and reliability can be enhanced without manual work. 

[1]  Mehdi Baradaran Tahoori,et al.  Techniques and algorithms for fault grading of FPGA interconnect test configurations , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Hideo Ito,et al.  Detecting, diagnosing, and tolerating faults in SRAM-based field programmable gate arrays: a survey , 2003 .

[3]  Li Wei.  Novel Approach to Test Field Programmable Gate Array Based on SoC HW/SW Co-Verification Technology , 2009 .

[4]  Leena Singh,et al.  System-on-a-Chip Verification: Methodology and Techniques , 2000 .

[5]  W. Li,et al.  Hierarchy Communication Channel in Transaction-Level Hardware/Software Co-emulation System , 2008, 2008 Ninth International Workshop on Microprocessor Test and Verification.

[6]  Yervant Zorian,et al.  Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..

[7]  Fabrizio Lombardi,et al.  I/sub DDQ/ testing of input/output resources of SRAM-based FPGAs , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).

[8]  Yervant Zorian,et al.  IS-FPGA : a new symmetric FPGA architecture with implicit scan , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[9]  Fabrizio Lombardi,et al.  Multiple fault detection in logic resources of FPGAs , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[10]  Shahin Toutounchi,et al.  FPGA test and coverage , 2002, Proceedings. International Test Conference.